

Dual 10-bit bus interface latch (3-State)**MB2841****FEATURES**

- High speed parallel latches
- Live insertion/extraction permitted
- Extra data width for wide address/data paths or buses carrying parity
- Power-up 3-State
- Power-up reset
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors

- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The MB2841 Bus interface register is designed to provide extra data width for wider data/address paths of buses carrying parity.

The MB2841 consists of two sets of ten D-type latches with 3-State outputs. The flip-flops appear transparent to the data when Latch Enable (nLE) is High. This allows asynchronous operation, as the output transition follows the data in transition. On the nLE High-to-Low transition, the data that meets the setup and hold time is latched.



Data appears on the bus when the Output Enable (nOE) is Low. When nOE is High the output is in the High-impedance state.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}$; GND = 0V	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay nDx to nQx	$C_L = 50\text{pF}$; $V_{CC} = 5\text{V}$	3.5	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	4	pF
C_{OUT}	Output capacitance	$V_O = 0\text{V}$ or V_{CC} ; 3-State	7	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 5.5\text{V}$	120	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
52-pin Plastic Quad Flat Pack (PQFP)	-40°C to +85°C	MB2841BB	1418B

PIN CONFIGURATION**LOGIC SYMBOL**


Dual 10-bit bus interface latch (3-State)

MB2841

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
45, 44, 42, 41, 39, 38, 37, 36, 35, 34, 33, 32, 31, 29, 28, 27, 25, 24, 23, 22	1D0 – 1D9 2D0 – 2D9	Data inputs
48, 49, 50, 51, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 18, 19	1Q0 – 1Q9 2Q0 – 2Q9	Data outputs
47, 20	1OE, 2OE	Output enable inputs (active-Low)
46, 21	1LE, 2LE	Latch enable inputs (active rising edge)
4, 17, 30, 43	GND	Ground (0V)
14, 26, 40, 52	V _{CC}	Positive supply voltage

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INPUTS			OUTPUTS	OPERATING MODE
nOE	nLE	nDx	nQ0 – nQ9	
L	H	L	L	Transparent
L	↓	H	H	Latched
L	↓	I	L	
H	X	X	Z	High impedance
L	L	X	NC	Hold

H = High voltage level

h = High voltage level one set-up time prior to the High-to-Low LE transition

L = Low voltage level

I = Low voltage level one set-up time prior to the High-to-Low LE transition

↓ = High-to-Low LE transition

NC = No change


X = Don't care

Z = High impedance "off" state

Dual 10-bit bus interface latch (3-State)

MB2841

LOGIC DIAGRAM

ABSOLUTE MAXIMUM RATINGS^{1,2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK}	DC input diode current	$V_I < 0$	-18	mA
V_I	DC input voltage ³		-1.2 to +7.0	V
I_{OK}	DC output diode current	$V_O < 0$	-50	mA
V_{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I_{OUT}	DC output current	output in Low state	128	mA
T_{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V_{CC}	DC supply voltage	4.5	5.5	V
V_I	Input voltage	0	V_{CC}	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level Input voltage		0.8	V
I_{OH}	High-level output current		-32	mA
I_{OL}	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	5	ns/V
T_{amb}	Operating free-air temperature range	-40	+85	°C

Dual 10-bit bus interface latch (3-State)

MB2841

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_{amb} = +25^\circ C$			$T_{amb} = -40^\circ C$ to $+85^\circ C$			
			MIN	TYP	MAX	MIN	MAX		
V_{IK}	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V	
V_{OH}	High-level output voltage	$V_{CC} = 4.5V; I_{OH} = -3mA; V_I = V_{IL} \text{ or } V_{IH}$	2.5	2.9		2.5		V	
		$V_{CC} = 5.0V; I_{OH} = -3mA; V_I = V_{IL} \text{ or } V_{IH}$	3.0	3.4		3.0		V	
		$V_{CC} = 4.5V; I_{OH} = -32mA; V_I = V_{IL} \text{ or } V_{IH}$	2.0	2.4		2.0		V	
V_{OL}	Low-level output voltage	$V_{CC} = 4.5V; I_{OL} = 64mA; V_I = V_{IL} \text{ or } V_{IH}$		0.42	0.55		0.55	V	
V_{RST}	Power-up output voltage ^{NO TAG}	$V_{CC} = 5.5V; I_O = 1mA; V_I = GND \text{ or } V_{CC}$		0.13	0.55		0.55	V	
I_I	Input leakage current	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		± 0.01	± 1.0		± 1.0	μA	
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0V; V_O \text{ or } V_I \leq 4.5V$		± 5.0	± 100		± 100	μA	
$I_{PU/PD}$	Power-up/down 3-State output current ⁴	$V_{CC} = 2.1V; V_O = 0.5V; V_I = GND \text{ or } V_{CC}; V_{OE} = \text{Don't care}$		± 5.0	± 50		± 50	μA	
I_{OZH}	3-State output High current	$V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL} \text{ or } V_{IH}$		5.0	50		50	μA	
I_{OZL}	3-State output Low current	$V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$		-5.0	-50		-50	μA	
I_{CEX}	Output High leakage current	$V_{CC} = 5.5V; V_O = 5.5V; V_I = GND \text{ or } V_{CC}$		5.0	50		50	μA	
I_O	Output current ¹	$V_{CC} = 5.5V; V_O = 2.5V$	-50	-70	-180	-50	-180	mA	
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5V; \text{ Outputs High, } V_I = GND \text{ or } V_{CC}$		120	250		250	μA	
I_{CCL}		$V_{CC} = 5.5V; \text{ Outputs Low, } V_I = GND \text{ or } V_{CC}$		56	76		76	mA	
I_{CCZ}		$V_{CC} = 5.5V; \text{ Outputs 3-State; } V_I = GND \text{ or } V_{CC}$		120	250		250	μA	
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 5.5V; \text{ one input at } 3.4V, \text{ other inputs at } V_{CC} \text{ or GND}$		0.5	1.5		1.5	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From $V_{CC} = 2.1V$ to $V_{CC} = 5V \pm 10\%$ a transition time of up to 100 μ sec is permitted.

AC CHARACTERISTICS

 $GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ C$ $V_{CC} = +5.0V$			$T_{amb} = -40^\circ C$ to $+85^\circ C$ $V_{CC} = +5.0V \pm 0.5V$			
			MIN	TYP	MAX	MIN	MAX		
t_{PLH} t_{PHL}	Propagation delay nDx to nQx	2	1.5 1.7	3.1 3.5	4.4 4.7	1.5 1.7	5.0 5.3	ns	
t_{PLH} t_{PHL}	Propagation delay nLE to nQx	1	2.4 2.9	4.2 4.6	5.7 6.0	2.4 2.9	6.5 6.7	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	4 5	1.3 2.3	3.1 4.0	4.2 5.2	1.3 2.3	4.9 5.9	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	4 5	1.0 1.5	3.3 3.2	4.6 4.5	1.0 1.5	5.1 5.0	ns	

Dual 10-bit bus interface latch (3-State)


MB2841

AC SETUP REQUIREMENTS

 $V_{IN} = 0V$, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$			$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$			
			Min	Typ	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Setup time, High or Low nDx to nLE	3	2.0 1.5	0.8 0.4		2.0 1.5		ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low nDx to nLE	3	0.5 0.5	-0.3 -0.7		0.5 0.5		ns	
$t_w(H)$	nLE pulse width High	1	2.9	1.9		2.9		ns	



AC WAVEFORMS

 $V_M = 1.5\text{V}$, $V_{IN} = \text{GND to } 3.0\text{V}$ 

Dual 10-bit bus interface latch (3-State)

MB2841

TEST CIRCUIT AND WAVEFORM



$$V_M = 1.5V$$

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t _{PZL}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.







C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t _W	t _R	t _F
MB	3.0V	1MHz	500ns	2.5ns	2.5ns







Dual 10-bit bus interface latch (3-State)

MB2841




Dual 10-bit bus interface latch (3-State)

MB2841



Dual 10-bit bus interface latch (3-State)

MB2841



Dual 10-bit bus interface latch (3-State)

MB2841

