

Dual octal transparent latch (3-State)

MB2373

FEATURES

- 16-bit transparent latch
- Multiple V<sub>CC</sub> and GND pins minimize switching noise
- Power-up 3-State
- Live insertion/extraction permitted
- Power-up reset
- 3-State output buffers
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The MB2373 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The MB2373 device is a dual octal transparent latch coupled to two sets of eight 3-State output buffers. The two sections of the device are controlled independently by Enable (nE) and Output Enable (nOE) control gates.

The data on each set of D inputs are transferred to the latch outputs when the Latch Enable (nE) input is High. The latch remains transparent to the data inputs while nE is High, and stores the data that is present

one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. Each active-Low Output Enable (nOE) controls eight 3-State buffers independent of the latch operation.

When nOE is Low, the latched or transparent data appears at the outputs. When nOE is High, the outputs are in the High-impedance “OFF” state, which means they will neither drive nor load the bus.


QUICK REFERENCE DATA

| SYMBOL                               | PARAMETER                     | CONDITIONS<br>T <sub>amb</sub> = 25°C; GND = 0V  | TYPICAL | UNIT |
|--------------------------------------|-------------------------------|--------------------------------------------------|---------|------|
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>Dn to Qn | C <sub>L</sub> = 50pF; V <sub>CC</sub> = 5V      | 2.9     | ns   |
| C <sub>IN</sub>                      | Input capacitance             | V <sub>I</sub> = 0V or V <sub>CC</sub>           | 4       | pF   |
| C <sub>OUT</sub>                     | Output capacitance            | V <sub>O</sub> = 0V or V <sub>CC</sub> ; 3-State | 7       | pF   |
| I <sub>CCZ</sub>                     | Total supply current          | Outputs disabled; V <sub>CC</sub> = 5.5V         | 500     | nA   |


ORDERING INFORMATION

| PACKAGES                      | TEMPERATURE RANGE | ORDER CODE | DRAWING NUMBER |
|-------------------------------|-------------------|------------|----------------|
| 52-pin plastic Quad Flat Pack | –40°C to +85°C    | MB2373BB   | 1418B          |

PIN CONFIGURATION



LOGIC SYMBOL




Dual octal transparent latch (3-State)

MB2373


PIN DESCRIPTION

| PIN NUMBER                                                       | SYMBOL                 | FUNCTION                          |
|------------------------------------------------------------------|------------------------|-----------------------------------|
| 44, 43, 41, 40,38, 37, 35, 34,<br>32, 31, 29, 28, 26, 25, 23, 22 | 1D0 – 1D7<br>2D0 – 2D7 | Data inputs                       |
| 48, 49, 51, 52, 2, 3, 5, 6,<br>8, 9, 11, 12, 14, 15, 17, 18      | 1Q0 – 1Q7<br>2Q0 – 2Q7 | Data outputs                      |
| 47, 19                                                           | 1OE, 2OE               | Output enable inputs (active–Low) |
| 45, 21                                                           | 1E, 2E                 | Enable inputs (active–High)       |
| 4, 7, 10, 16, 20, 24, 30,<br>33, 36, 42, 46, 50                  | GND                    | Ground (0V)                       |
| 1, 13, 27, 39                                                    | VCC                    | Positive supply voltage           |

LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



## Dual octal transparent latch (3-State)

MB2373

## FUNCTION TABLE

| INPUTS           |        |         | INTERNAL REGISTER | OUTPUTS   | OPERATING MODE           |
|------------------|--------|---------|-------------------|-----------|--------------------------|
| $\overline{nOE}$ | nE     | nDx     |                   | nQ0 – nQ7 |                          |
| L<br>L           | H<br>H | L<br>H  | L<br>H            | L<br>H    | Enable and read register |
| L<br>L           | ↓<br>↓ | i<br>h  | L<br>H            | L<br>H    | Latch and read register  |
| L                | L      | X       | NC                | NC        | Hold                     |
| H<br>H           | L<br>H | X<br>Dn | NC<br>Dn          | Z<br>Z    | Disable outputs          |

H = High voltage level

h = High voltage level one set-up time prior to the High-to-Low E transition

L = Low voltage level

l = Low voltage level one set-up time prior to the High-to-Low E transition

NC = No change

X = Don't care

Z = High impedance "off" state

↓ = High-to-Low E transition

ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

| SYMBOL           | PARAMETER                      | CONDITIONS                  | RATING       | UNIT |
|------------------|--------------------------------|-----------------------------|--------------|------|
| V <sub>CC</sub>  | DC supply voltage              |                             | –0.5 to +7.0 | V    |
| I <sub>IK</sub>  | DC input diode current         | V <sub>I</sub> < 0          | –18          | mA   |
| V <sub>I</sub>   | DC input voltage <sup>3</sup>  |                             | –1.2 to +7.0 | V    |
| I <sub>OK</sub>  | DC output diode current        | V <sub>O</sub> < 0          | –50          | mA   |
| V <sub>OUT</sub> | DC output voltage <sup>3</sup> | output in Off or High state | –0.5 to +5.5 | V    |
| I <sub>OUT</sub> | DC output current              | output in Low state         | 128          | mA   |
| T <sub>stg</sub> | Storage temperature range      |                             | –65 to 150   | °C   |

## NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Dual octal transparent latch (3-State)

MB2373

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL              | PARAMETER                            | LIMITS |          | UNIT |
|---------------------|--------------------------------------|--------|----------|------|
|                     |                                      | MIN    | MAX      |      |
| $V_{CC}$            | DC supply voltage                    | 4.5    | 5.5      | V    |
| $V_I$               | Input voltage                        | 0      | $V_{CC}$ | V    |
| $V_{IH}$            | High-level input voltage             | 2.0    |          | V    |
| $V_{IL}$            | Low-level Input voltage              |        | 0.8      | V    |
| $I_{OH}$            | High-level output current            |        | -32      | mA   |
| $I_{OL}$            | Low-level output current             |        | 64       | mA   |
| $\Delta t/\Delta v$ | Input transition rise or fall rate   | 0      | 10       | ns/V |
| $T_{amb}$           | Operating free-air temperature range | -40    | +85      | °C   |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL             | PARAMETER                                            | TEST CONDITIONS                                                                                                | LIMITS                   |       |      |                                   |      | UNIT |
|--------------------|------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|--------------------------|-------|------|-----------------------------------|------|------|
|                    |                                                      |                                                                                                                | T <sub>amb</sub> = +25°C |       |      | T <sub>amb</sub> = −40°C to +85°C |      |      |
|                    |                                                      |                                                                                                                | MIN                      | TYP   | MAX  | MIN                               | MAX  |      |
| V <sub>IK</sub>    | Input clamp voltage                                  | V <sub>CC</sub> = 4.5V; I <sub>IK</sub> = −18mA                                                                |                          | −0.9  | −1.2 |                                   | −1.2 | V    |
| V <sub>OH</sub>    | High-level output voltage                            | V <sub>CC</sub> = 4.5V; I <sub>OH</sub> = −3mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>            | 2.5                      | 2.9   |      | 2.5                               |      | V    |
|                    |                                                      | V <sub>CC</sub> = 5.0V; I <sub>OH</sub> = −3mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>            | 3.0                      | 3.4   |      | 3.0                               |      | V    |
|                    |                                                      | V <sub>CC</sub> = 4.5V; I <sub>OH</sub> = −32mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>           | 2.0                      | 2.4   |      | 2.0                               |      | V    |
| V <sub>OL</sub>    | Low-level output voltage                             | V <sub>CC</sub> = 4.5V; I <sub>OL</sub> = 64mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>            |                          | 0.42  | 0.55 |                                   | 0.55 | V    |
| V <sub>RST</sub>   | Power-up output voltage <sup>3</sup>                 | V <sub>CC</sub> = 5.5V; I <sub>O</sub> = 1mA; V <sub>I</sub> = GND or V <sub>CC</sub>                          |                          | 0.13  | 0.55 |                                   | 0.55 | V    |
| I <sub>I</sub>     | Input leakage current                                | V <sub>CC</sub> = 5.5V; V <sub>I</sub> = GND or 5.5V                                                           |                          | ±0.01 | ±1.0 |                                   | ±1.0 | μA   |
| I <sub>OFF</sub>   | Power-off leakage current                            | V <sub>CC</sub> = 0.0V; V <sub>O</sub> or V <sub>I</sub> ≤ 4.5V                                                |                          | ±5.0  | ±100 |                                   | ±100 | μA   |
| I <sub>PU/PD</sub> | Power-up/down 3-State output current <sup>4</sup>    | V <sub>CC</sub> = 2.1V; V <sub>O</sub> = 0.5V; V <sub>I</sub> = GND or V <sub>CC</sub> ; V <sub>OE</sub> = GND |                          | ±5.0  | ±50  |                                   | ±50  | μA   |
| I <sub>OZH</sub>   | 3-State output High current                          | V <sub>CC</sub> = 5.5V; V <sub>O</sub> = 2.7V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>             |                          | 5.0   | 50   |                                   | 50   | μA   |
| I <sub>OZL</sub>   | 3-State output Low current                           | V <sub>CC</sub> = 5.5V; V <sub>O</sub> = 0.5V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>             |                          | −5.0  | −50  |                                   | −50  | μA   |
| I <sub>O</sub>     | Output current <sup>1</sup>                          | V <sub>CC</sub> = 5.5V; V <sub>O</sub> = 2.5V                                                                  | −50                      | −70   | −180 | −50                               | −180 | mA   |
| I <sub>CEX</sub>   | Output High leakage current                          | V <sub>CC</sub> = 5.5V; V <sub>O</sub> = 5.5V; V <sub>I</sub> = GND or V <sub>CC</sub>                         |                          | 5.0   | 50   |                                   | 50   | μA   |
| I <sub>CCH</sub>   | Quiescent supply current                             | V <sub>CC</sub> = 5.5V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub>                                  |                          | 120   | 250  |                                   | 250  | μA   |
| I <sub>CCL</sub>   |                                                      | V <sub>CC</sub> = 5.5V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub>                                   |                          | 44    | 60   |                                   | 60   | mA   |
| I <sub>CCZ</sub>   |                                                      | V <sub>CC</sub> = 5.5V; Outputs 3-State; V <sub>I</sub> = GND or V <sub>CC</sub>                               |                          | 120   | 250  |                                   | 250  | μA   |
| ΔI <sub>CC</sub>   | Additional supply current per input pin <sup>2</sup> | V <sub>CC</sub> = 5.5V; one input at 3.4V, other inputs at V <sub>CC</sub> or GND                              |                          | 0.5   | 1.5  |                                   | 1.5  | mA   |

## NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any  $V_{CC}$  between 0V and 2.1V with a transition time of up to 10msec. From  $V_{CC} = 2.1\text{V}$  to  $V_{CC} = 5\text{V} \pm 10\%$  a transition time of up to 100 $\mu\text{sec}$  is permitted.

## Dual octal transparent latch (3-State)

MB2373

**AC CHARACTERISTICS**GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ 

| SYMBOL                               | PARAMETER                                      | WAVEFORM | LIMITS                                              |            |            |                                                                  |            | UNIT |
|--------------------------------------|------------------------------------------------|----------|-----------------------------------------------------|------------|------------|------------------------------------------------------------------|------------|------|
|                                      |                                                |          | T <sub>amb</sub> = +25°C<br>V <sub>CC</sub> = +5.0V |            |            | T <sub>amb</sub> = -40 to +85°C<br>V <sub>CC</sub> = +5.0V ±0.5V |            |      |
|                                      |                                                |          | MIN                                                 | TYP        | MAX        | MIN                                                              | MAX        |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>nDx to nQx                | 2        | 1.3<br>1.3                                          | 2.8<br>2.9 | 4.1<br>4.1 | 1.3<br>1.3                                                       | 4.8<br>4.8 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>nE to nQx                 | 1        | 1.8<br>2.0                                          | 3.5<br>3.5 | 4.9<br>4.9 | 1.8<br>2.0                                                       | 5.7<br>5.5 | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output enable time<br>to High and Low level    | 4<br>5   | 1.2<br>2.1                                          | 2.9<br>3.8 | 4.1<br>5.3 | 1.2<br>2.1                                                       | 5.1<br>6.1 | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output disable time<br>from High and Low level | 4<br>5   | 1.4<br>2.0                                          | 3.7<br>3.6 | 5.0<br>4.6 | 1.4<br>2.0                                                       | 5.5<br>5.1 | ns   |


**AC SETUP REQUIREMENTS**GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ 

| SYMBOL                             | PARAMETER                            | WAVEFORM | LIMITS                                                                 |             |                                                                                                        | UNIT |
|------------------------------------|--------------------------------------|----------|------------------------------------------------------------------------|-------------|--------------------------------------------------------------------------------------------------------|------|
|                                    |                                      |          | $T_{\text{amb}} = +25^\circ\text{C}$<br>$V_{\text{CC}} = +5.0\text{V}$ |             | $T_{\text{amb}} = -40 \text{ to } +85^\circ\text{C}$<br>$V_{\text{CC}} = +5.0\text{V} \pm 0.5\text{V}$ |      |
|                                    |                                      |          | MIN                                                                    | TYP         | MIN                                                                                                    |      |
| $t_s(\text{H})$<br>$t_s(\text{L})$ | Setup time, High or Low<br>nDx to nE | 3        | 1.0<br>1.0                                                             | 0.0<br>0.3  | 1.0<br>1.0                                                                                             | ns   |
| $t_h(\text{H})$<br>$t_h(\text{L})$ | Hold time, High or Low<br>nDx to nE  | 3        | 0.5<br>0.5                                                             | -0.2<br>0.0 | 0.5<br>0.5                                                                                             | ns   |
| $t_w(\text{H})$                    | Enable pulse width<br>High           | 1        | 2.5                                                                    | 1.0         | 2.5                                                                                                    | ns   |


Dual octal transparent latch (3-State)

MB2373


AC WAVEFORMS




Waveform 1. Propagation Delay, Enable to Output, and Enable Pulse Width




Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

**NOTE:** For all waveforms,  $V_M = 1.5V$ .  
The shaded areas indicate when the input is permitted to change for predictable output performance.

Dual octal transparent latch (3-State)


MB2373

TEST CIRCUIT AND WAVEFORM




Dual octal transparent latch (3-State)

MB2373




Dual octal transparent latch (3-State)

MB2373



Dual octal transparent latch (3-State)

MB2373



Dual octal transparent latch (3-State)

MB2373

