

## 8 BIT ADDRESSABLE LATCH/DECODER/RELAIS DRIVER (OPEN DRAIN, INVERTING OUTPUT)

- LOW POWER DISSIPATION  
 $I_{CC} = 4 \mu A$  (MAX.) AT  $T_A = 25^\circ C$
- COMPATIBLE WITH TTL OUTPUTS  
 $V_{IH} = 2V$  (MIN)  $V_{IL} = 0.8V$  (MAX)
- OUTPUT DRIVE CAPABILITY  
90 LSTTL LOADS
- HIGH CURRENT OPEN DRAIN OUTPUT UP  
TO 80 mA



### DESCRIPTION

The **M74HCT7259** is a high speed CMOS 8 BIT ADDRESSABLE LATCH/DECODER fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption.



The **M74HCT7259** has single data input (D) 8 LATCH inverted OUTPUTS ( $Q_0$ - $Q_7$ ), 3 address inputs (A, B and C), common enable input (ENABLE) and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B and C inputs.

When ENABLE is taken low the data flows through to the address output. The data is stored on the positive-going edge of the ENABLE pulse. All unaddressed latches will remain unaffected. With ENABLE in the high state the device is deselected and all latches remain in their previous state, unaffected by changes on the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the ENABLE should be held high

### INPUT AND OUTPUT EQUIVALENT CIRCUIT



### PIN CONNECTIONS (top view)




(inactive) while the address lines are changing. If **ENABLE** is held high and **CLEAR** is taken low all eight latches are cleared to the HIGH (OFF) state. If **ENABLE** is low all latches except the addressed latch will be cleared. The address latch will instead be the complement of the D input, effectively imple-

menting a 3 to 8 line decoder. Internal clamp diodes protect the open drain outputs against over voltages due to inductive loads.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

## LOGIC DIAGRAM



**PIN DESCRIPTION**

PIN No	SYMBOL	NAME AND FUNCTION
1, 2, 3	A, B, C	Latch Select
4, 5, 6, 7, 9, 10, 11, 12	$\overline{Q_0}$ to $\overline{Q_7}$	latch Outputs
13	DATA IN	Data Inputs
14	ENABLE	Latch Enable Input
15	CLEAR	Conditional Reset Input
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

**IEC LOGIC SYMBOL****TRUTH TABLE**

INPUTS		OUTPUTS OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	ENABLE			
H	L	$\overline{D}$	Q <sub>i0</sub>	ADDRESSABLE LATCH
H	H	Q <sub>i0</sub>	Q <sub>i0</sub>	MEMORY
L	L	$\overline{D}$	H	8-LINE DEMULTIPLEXER
L	H	H	H	CLEAR ALL BITS TO "H"

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	$\overline{Q_0}$
L	L	H	$\overline{Q_1}$
L	H	L	$\overline{Q_2}$
L	H	H	$\overline{Q_3}$
H	L	L	$\overline{Q_4}$
H	L	H	$\overline{Q_5}$
H	H	L	$\overline{Q_6}$
H	H	H	$\overline{Q_7}$

D: The level at the data input

Q<sub>i0</sub>: The level before the indicated steady state input conditions were established, (i = 0,1,...,7).

# M74HCT7259

---

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>DD</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Current Per Pin	100	mA
I <sub>GND</sub>	DC Ground Current	- 800	mA
I <sub>CC</sub>	DC V <sub>CC</sub> Current	50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature 10 sec	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\leq 65^{\circ}\text{C}$  derate to 300 mW by 10mW/°C:  $65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	4.5 to 5.5	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature	-40 to +85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	0 to 500	ns

## DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value				Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C		-40 to 85 °C			
				Min.	Typ.	Max.	Min.		
V <sub>IH</sub>	High Level Input Voltage	4.5 to 5.5		2.0			2.0		
V <sub>IL</sub>	Low Level Input Voltage	4.5 to 5.5				0.8	0.8		
V <sub>OL</sub>	Low Level Output Voltage	4.5	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA	0.0	0.1	0.1	V	
				I <sub>O</sub> = 36 mA	0.17	0.26	0.33		
				I <sub>O</sub> = 80 mA	0.32	0.40	0.50		
I <sub>OZ</sub>	Output Leackage Current	5.5	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND			±5	±50	μA	
I <sub>IN</sub>	Input Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> or GND			±0.1	±1	μA	
I <sub>CC</sub>	Quiescent Supply Current	5.5	V <sub>I</sub> = V <sub>CC</sub> or GND			4	40	μA	
			Each Input in Turn: V <sub>IN</sub> = 0.5 V or 2.4 V All Other Inputs: V <sub>CC</sub> or GND			3.0	3.9	mA	


AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6 \text{ ns}$ )

Symbol	Parameter	Test Conditions			Value				Unit	
		$V_{CC}$ (V)	$C_L$ (pF)	$R_L$ (kΩ)	$T_A = 25^\circ\text{C}$		$-40 \text{ to } 85^\circ\text{C}$			
					Min.	Typ.	Max.	Min.	Max.	
$t_{TLH}$	Output Transition Time	4.5	50	1		3	6		9	ns
$t_{PLZ}$ $t_{PZL}$	Propagation Delay Time (DATA - Q)	4.5	50	1		20	31		39	ns
		4.5	150	1		24	37		46	
$t_{PLZ}$ $t_{PZL}$	Propagation Delay Time (A, B, C - Q)	4.5	50	1		25	39		49	ns
		4.5	150	1		29	45		56	
$t_{PLZ}$ $t_{PZL}$	Propagation Delay Time (ENABLE - Q)	4.5	50	1		21	33		41	ns
		4.5	150	1		25	39		49	
$t_{PLZ}$ $t_{PZL}$	Propagation Delay Time (CLEAR - Q)	4.5	50	1		19	30		38	ns
		4.5	150	1		23	36		45	
$t_{W(L)}$	Minimum Pulse Width (CLEAR)	4.5	50	1		7	15		19	ns
$t_{W(H)}$	Minimum Pulse Width (ENABLE)	4.5	50	1		7	15		19	ns
$t_s$	Minimum Set-Up Time	4.5	50	1		4	10		13	ns
$t_h$	Minimum Hold Time	4.5	50	1		5		5		ns
$C_{IN}$	Input Capacitance					5	10		10	pF
$C_{PD} (*)$	Power Dissipation Capacitance				96					pF

(\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$


## SWITCHING CHARACTERISTICS TEST WAVEFORMS

WAVEFORM 1: ( $\overline{\text{ENABLE}} = L$ ,  $\overline{\text{CLR}} = H$ , A-C= STABLE)




## M74HCT7259


WAVEFORM 2: (ENABLE = L)




WAVEFORM 3: (CLR = H, A-C = STABLE)




WAVEFORM 4: (D = H, A-C = STABLE)



WAVEFORM 5: ( $\overline{\text{CLR}} = \text{H}$ )




TEST CIRCUIT I<sub>cc</sub> (Opr.)




**Plastic DIP16 (0.25) MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



## SO16 (Narrow) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.004		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1			45° (typ.)			
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S			8° (max.)			



**PLCC20 MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	9.78		10.03	0.385		0.395
B	8.89		9.04	0.350		0.356
D	4.2		4.57	0.165		0.180
d1		2.54			0.100	
d2		0.56			0.022	
E	7.37		8.38	0.290		0.330
e		1.27			0.050	
e3		5.08			0.200	
F		0.38			0.015	
G			0.101			0.004
M		1.27			0.050	
M1		1.14			0.045	



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES  
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A