MCM69P618

Product Preview

64K x 18 Bit Pipelined BurstRAM™ Synchronous Fast Static RAM



TQ PACKAGE
TQFP
CASE 983A–01

The MCM69P618 is a 1M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the 68K Family, PowerPC™, 486, i960™ and Pentium™ microprocessors. It is organized as 64K words of 18 bits each, fabricated with Motorola's high performance silicon gate BiCMOS technology. This device integrates input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output enable ($\overline{G}$) and Linear Burst Order ($\overline{LBO}$) are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either $\overline{ADSP}$ or $\overline{ADSC}$ input pins. Subsequent burst addresses can be generated internally by the MCM69P618 (burst sequence operates in linear or interleaved mode dependent upon state of $\overline{LBO}$) and controlled by the burst address advance ($\overline{ADV}$) input pin.

Write cycles are internally self–timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write ($\overline{SBx}$), synchronous global write ($\overline{SGW}$), and synchronous write enable $\overline{SW}$ are provided to allow writes to either individual bytes or to both bytes. The two bytes are designated as "a" and "b". $\overline{SBa}$ controls DQa and $\overline{SBb}$ controls DQb. Individual bytes are written if the selected byte writes $\overline{SBx}$ are asserted with $\overline{SW}$. Both bytes are written if either $\overline{SGW}$ is asserted or if both $\overline{SBx}$ and $\overline{SW}$ are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K).

The MCM69P618 operates from a single 3.3 V power supply and all inputs and outputs are LVTTL compatible and 5 V tolerant.

- MCM69P618–5 = 5 ns access / 10 ns cycle
  MCM69P618–6 = 6 ns access / 12 ns cycle
  MCM69P618–7 = 7 ns access / 13.3 ns cycle
- Single 3.3 V ± 5% Power Supply
- $\overline{ADSP}$, $\overline{ADSC}$, and $\overline{ADV}$ Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self–Timed Write Cycle
- Byte Write and Global Write Control
- 5 V Tolerant I/O
- 100 Pin TQFP Package

BurstRAM is a trademark of Motorola, Inc.
PowerPC is a trademark of IBM Corp.
i960 and Pentium are trademarks of Intel Corp.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV2
5/95

FUNCTIONAL BLOCK DIAGRAM



PIN ASSIGNMENTS



PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
32, 33, 34, 35, 44, 45, 46, 47, 48, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1,SA0	Input	Synchronous Address Inputs: these pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
89	K	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{G}$ and $\overline{LBO}$.
93, 94 (a) (b)	$\overline{SBx}$	Input	Synchronous Byte Write Inputs: “x” refers to the byte being written (byte a, b). $\overline{SGW}$ overrides $\overline{SBx}$.
87	$\overline{SW}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{SBx}$ pins. If only byte write signals $\overline{SBx}$ are being used, tie this pin low.
88	$\overline{SGW}$	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{SBx}$ and $\overline{SW}$ signals. If only byte write signals $\overline{SBx}$ are being used, tie this pin high.
84	$\overline{ADSP}$	Input	Synchronous Address Status Processor: Initiates READ, WRITE or chip deselect cycle (exception – chip deselect does not occur when $\overline{ADSP}$ is asserted and $\overline{SE1}$ is high).
85	$\overline{ADSC}$	Input	Synchronous Address Status Controller: Initiates READ, WRITE or chip deselect cycle.
83	$\overline{ADV}$	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
98	$\overline{SE1}$	Input	Synchronous Chip Enable: Active low to enable chip. Negated high–blocks $\overline{ADSP}$ or deselects chip when $\overline{ADSC}$ is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	$\overline{SE3}$	Input	Synchronous Chip Enable: Active low for depth expansion.
31	$\overline{LBO}$	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low–linear burst counter (68K/PowerPC) High–interleaved burst counter (486/i960/Pentium)
64	NC	Input	No Connection: There is no connection to the chip. For compatibility reasons, it is recommended that this pin be tied low for system designs that do not have a sleep mode associated with the cache/memory controller. Other vendors’ RAMs may have implemented the Sleep Mode (ZZ) feature.
86	$\overline{G}$	Input	Asynchronous Output Enable Input: Low–enables output buffers (DQx pins). High – DQx pins are high impedance.
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	I/O	Synchronous Data I/O: “x” refers to the byte being read or written (byte a, b).
4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	V_{CC}	Supply	Power Supply: 3.3 V ± 5%
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V_{SS}	Supply	Ground
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 43, 49, 50, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	NC	—	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 through 4)

Next Cycle	Address Used	$\overline{SE1}$	SE2	$\overline{SE3}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{G}$ [3]	DQx	Write [2, 4]
Deselect	None	1	X	X	X	0	X	X	High–Z	X
Deselect	None	0	X	1	0	X	X	X	High–Z	X
Deselect	None	0	0	X	0	X	X	X	High–Z	X
Deselect	None	X	X	1	1	0	X	X	High–Z	X
Deselect	None	X	0	X	1	0	X	X	High–Z	X
Begin Read	External	0	1	0	0	X	X	X	High–Z	READ
Begin Read	External	0	1	0	1	0	X	X	High–Z	READ
Continue Read	Next	X	X	X	1	1	0	1	High–Z	READ
Continue Read	Next	X	X	X	1	1	0	0	DQ	READ
Continue Read	Next	1	X	X	X	1	0	1	High–Z	READ
Continue Read	Next	1	X	X	X	1	0	0	DQ	READ
Suspend Read	Current	X	X	X	1	1	1	1	High–Z	READ
Suspend Read	Current	X	X	X	1	1	1	0	DQ	READ
Suspend Read	Current	1	X	X	X	1	1	1	High–Z	READ
Suspend Read	Current	1	X	X	X	1	1	0	DQ	READ
Begin Write	Current	X	X	X	1	1	1	X	High–Z	WRITE
Begin Write	Current	1	X	X	X	1	1	X	High–Z	WRITE
Begin Write	External	0	1	0	1	0	X	X	High–Z	WRITE
Continue Write	Next	X	X	X	1	1	0	X	High–Z	WRITE
Continue Write	Next	1	X	X	X	1	0	X	High–Z	WRITE
Suspend Write	Current	X	X	X	1	1	1	X	High–Z	WRITE
Suspend Write	Current	1	X	X	X	1	1	X	High–Z	WRITE

NOTES: 1. X = Don't Care. 1 = logic high. 0 = logic low.
2. Write is defined as either 1) any $\overline{SBx}$ and $\overline{SW}$ low or 2) $\overline{SGW}$ is low.
3. $\overline{G}$ is an asynchronous signal and is not sampled by the clock K. $\overline{G}$ drives the bus immediately (t_{GLQX}) following $\overline{G}$ going low.
4. On write cycles that follow read cycles, $\overline{G}$ must be negated prior to the start of the write cycle to ensure proper write data setup times. $\overline{G}$ must also remain negated at the completion of the write cycle to ensure proper write data hold times.

LINEAR BURST ADDRESS TABLE ($\overline{LBO} = V_{SS}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X10	X . . . X11	X . . . X00
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X00	X . . . X01	X . . . X10

INTERLEAVED BURST ADDRESS TABLE ($\overline{LBO} = V_{CC}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X00	X . . . X11	X . . . X10
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X10	X . . . X01	X . . . X00

WRITE TRUTH TABLE

Cycle Type	$\overline{SGW}$	$\overline{SW}$	$\overline{SBa}$	$\overline{SBb}$
Read	H	H	X	X
Read	H	L	H	H
Write Byte a	H	L	L	H
Write Byte b	H	L	H	L
Write All Bytes	H	L	L	L
Write All Bytes	L	X	X	X

ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	– 0.5 to + 4.6	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	– 0.5 to 6.0	V
Output Current (per I/O)	I_{out}	± 20	mA
Package Power Dissipation (See Note 2)	P_D	1.6	W
Temperature Under Bias	T_{bias}	– 10 to 85	°C
Storage Temperature	T_{stg}	– 55 to 125	°C

NOTES: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

PACKAGE THERMAL CHARACTERISTICS

Rating		Symbol	Max	Unit	Notes
Thermal Resistance (Still Air)		—	—	—	1
Junction to Ambient (@ 200 lfm)	Single Layer Board Four Layer Board	$R_{\theta JA}$	40 25	°C/W	2
Junction to Board (Bottom)		$R_{\theta JB}$	17	°C/W	3
Junction to Case (Top)		$R_{\theta JC}$	9	°C/W	4

NOTES:
1. Junction temperature is a function of on–chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
2. Per SEMI G38–87.
3. Indicates the average thermal resistance between the die and the printed circuit board.
4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC–883 Method 1012.1).

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V ± 5%, T_J = 20 to 110°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	3.135	3.3	3.465	V
Operating Temperature	T_J	20	—	110	°C
Input Low Voltage	V_{IL}	– 0.5*	—	0.8	V
Input High Voltage	V_{IH}	2.0	—	5.5**	V

* $V_{IL} \geq -2$ V for $t \leq t_{KHKH}/2$.
** $V_{IH} \leq$ 6 V for $t \leq t_{KHKH}/2$.

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Typ	Max	Unit
Input Leakage Current (0 V ≤ V_{in} ≤ V_{CC})		$I_{lkg(I)}$	—	—	± 1	µA
Output Leakage Current (0 V ≤ V_{in} ≤ V_{CC})		$I_{lkg(O)}$	—	—	± 1	µA
AC Supply Current (Device Selected, All Outputs Open, All Inputs Toggling at $V_{in} \leq V_{IL}$ or $\geq V_{IH}$, Cycle Time ≥ t_{KHKH} min)	MCM69P618–5 MCM69P618–6 MCM69P618–7	I_{CCA}	—	—	TBD	mA
CMOS Standby Supply Current (Deselected[1], Clock (K) Cycle Time ≥ t_{KHKH}, All Inputs Toggling at CMOS Levels $V_{in} \leq V_{SS}$ + 0.2 V or ≥ V_{CC} – 0.2 V)	MCM69P618–5 MCM69P618–6 MCM69P618–7	I_{SB1}	—	—	TBD	mA
Clock Running Supply Current (Deselected[1], Clock (K) Cycle Time ≥ t_{KHKH}, All Other Inputs Held to Static CMOS Levels $V_{in} \leq V_{SS}$ + 0.2 V or ≥ V_{CC} – 0.2 V)	MCM69P618–5 MCM69P618–6 MCM69P618–7	I_{SB2}	—	—	TBD	mA
Output Low Voltage (I_{OL} = 8 mA)		V_{OL}	—	—	0.4	V
Output High Voltage (I_{OH} = –4 mA)		V_{OH}	2.4	—	—	V

NOTE: 1. Device in Deselected mode as defined by the Truth Table.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Typ	Max	Unit
Input Capacitance	C_{in}	—	4	6	pF
Input/Output Capacitance	$C_{I/O}$	—	7	9	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V ± 5%, T_J = 20 to 110°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level . . . . . 1.5 V
Input Pulse Levels . . . . . 0 to 3.0 V
Input Rise/Fall Time . . . . . 2 ns

Output Timing Reference Level . . . . . 1.5 V
Output Load . . . . . See Figure 1A Unless Otherwise Noted

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

Parameter	Symbol	MCM69P618–5		MCM69P618–6		MCM69P618–7		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Cycle Time	t_{KHKH}	10	—	12	—	13.3	—	ns	
Clock High Pulse Width	t_{KHKL}	3	—	4	—	4.5	—	ns	
Clock Low Pulse Width	t_{KLKH}	3	—	4	—	4.5	—	ns	
Clock Access Time	t_{KHQV}	—	5	—	6	—	7	ns	4
Output Enable to Output Valid	t_{GLQV}	—	5	—	5	—	6	ns	4
Clock High to Output Active	t_{KHQX1}	0	—	0	—	0	—	ns	4
Clock High to Output Change	t_{KHQX2}	2	—	2	—	2	—	ns	4
Output Enable to Output Active	t_{GLQX}	0	—	0	—	0	—	ns	4
Output Disable to Q High–Z	t_{GHQZ}	—	5	—	5	—	5	ns	5
Clock High to Q High–Z	t_{KHQZ}	2	5	2	5	2	5	ns	5
Setup Times: Address	t_{AVKH}	2.5	—	2.5	—	2.5	—	ns	
$\overline{ADSP}$, $\overline{ADSC}$, $\overline{ADV}$	t_{ADKH}								
Data In	t_{DVKH}								
Write	t_{WVKH}								
Chip Enable	t_{EVKH}								
Hold Times: Address	t_{KHAX}	0.5	—	0.5	—	0.5	—	ns	
$\overline{ADSP}$, $\overline{ADSC}$, $\overline{ADV}$	t_{KHADX}								
Data In	t_{KHDX}								
Write	t_{KHWX}								
Chip Enable	t_{KHEX}								

NOTES:
1. Write is defined as either any $\overline{SBx}$ and $\overline{SW}$ low or $\overline{SGW}$ is low. Chip Enable is defined as $\overline{SE1}$ low, SE2 high and $\overline{SE3}$ low whenever $\overline{ADSP}$ or $\overline{ADSC}$ is asserted.
2. All read and write cycle timings are referenced from K or $\overline{G}$.
3. $\overline{G}$ is a don't care after write cycle begins. To prevent bus contention, $\overline{G}$ should be negated prior to start of write cycle.
4. Tested per AC Test Load.
5. Measured at ± 200 mV from steady state. Tested per High–Z test load.

AC TEST LOADS



Figure 1A. AC Test Load



Figure 1B. High–Z Test Load

READ/WRITE CYCLES



Note: E low = SE2 high and SE3 low.
W low = SGW low and / or SW and SBx low.

APPLICATION INFORMATION

The MCM69P618 BurstRAM is a high speed synchronous SRAM that is intended for use primarily in secondary or level two (L2) cache memory applications. L2 caches are found in a variety of classes of computers – from the desktop personal computer to the high–end servers and transaction processing machines. For simplicity, the majority of L2 caches today are direct mapped and are single bank implementations. These caches tend to be designed for bus speeds in the range of 33 to 66 MHz. At these bus rates, non–pipelined (flow–through) BurstRAMs can be used since their access times meet the speed requirements for a minimum–latency, zero–wait state L2 cache interface. Latency is a measure (time) of "dead" time the memory system exhibits as a result of a memory request.

For those applications that demand bus operation at greater than 66 MHz or multi–bank L2 caches at 66 MHz, the pipelined (register/register) version of the 64K x 18 BurstRAM (MCM69P618) allows the user to configure the RAM to support such designs. Multiple banks of BurstRAMs create additional bus loading and can cause the system to otherwise miss its timing requirements. The access time (clock–to–valid–data) of a pipelined BurstRAM is inherently faster than a non–pipelined device by a few nanoseconds. This does not come without cost. The cost is latency – "dead" time.

Since most L2 caches are tied to the processor bus and bus speeds continue to increase over time, pipelined (R/R) BurstRAMs are the best choice in achieving zero–wait state L2 cache performance. At bus speeds ranging from 66 MHz to 100 MHz, pipelined BurstRAMs are able to provide fast clock to valid data times required of these high speed buses.

FUNCTIONAL EQUIVALENT

The following describes the configuration of the MCM69P618 as a functional equivalent to a 5 V BurstRAM. A migration from 5 V BurstRAMs to 3.3 V BurstRAMs (e.g. MCM69P618) can be somewhat confusing due to functional and pinout differences. Because the 3.3 V devices offer more pins than the 5 V devices, it is no longer necessary to supply multiple part numbers for the different burst, address pipelined, etc., options. The MCM69P618 can be configured to function as if it were one of the 5 V BurstRAMs. The following table lists control pins on the MCM69P618 that can be tied off to either 3.3 V or ground in order to satisfy the migration to this 3.3 V RAM.

CONTROL PIN TIE VALUES ($H \geq V_{IH}$, $L \leq V_{IL}$)

5 V Device Numbers	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{SE1}$	$\overline{LBO}$
MCM67C618	—	—	—	L	H
MCM67J618	—	—	—	—	H
MCM67N618	—	—	—	L	L

NOTE: If no tie value is given, then the pin should be used as intended on the 5 V device.

NON–BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for 68K–, PowerPC–, 486–, i960, and Pentium – based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM69P618. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 2.

CONTROL PIN TIE VALUES ($H \geq V_{IH}$, $L \leq V_{IL}$)

Non–Burst	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{SE1}$	$\overline{LBO}$
Sync Non–Burst, Pipelined SRAM	H	L	H	L	X

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.



Figure 2. Configured as Non–Burst Synchronous SRAM (Register/Register Mode)

ORDERING INFORMATION
(Order by Full Part Number)



Full Part Numbers — MCM69P618TQ5 MCM69P618TQ6 MCM69P618TQ7
MCM69P618TQ5R MCM69P618TQ6R MCM69P618TQ7R

PACKAGE DIMENSIONS

TQ PACKAGE
TQFP
CASE 983A–01





VIEW Y



SECTION B–B





VIEW AB

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE –H– IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS –A–, –B– AND –D– TO BE DETERMINED AT DATUM PLANE –H–.
5. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE –C–.
6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–.
7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	—	1.60	—	0.063
A1	0.05	0.15	0.002	0.006
A2	1.35	1.45	0.053	0.057
b	0.22	0.38	0.009	0.015
b1	0.22	0.33	0.009	0.013
c	0.09	0.20	0.004	0.008
c1	0.09	0.16	0.004	0.006
D	22.00 BSC		0.866 BSC	
D1	20.00 BSC		0.787 BSC	
E	16.00 BSC		0.630 BSC	
E1	14.00 BSC		0.551 BSC	
e	0.65 BSC		0.026 BSC	
L	0.45	0.75	0.018	0.030
L1	1.00 REF		0.039 REF	
L2	0.50 REF		0.020 REF	
S	0.20	—	0.008	—
R1	0.08	—	0.003	—
R2	0.08	0.20	0.003	0.008
θ	0°	7°	0°	7°
θ1	0°	—	0°	—
θ2	11°	13°	11°	13°
θ3	11°	13°	11°	13°

Literature Distribution Centers:
USA/ EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.