MCM69P618

Product Preview 64K x 18 Bit Pipelined BurstRAM[™] Synchronous Fast Static RAM

The MCM69P618 is a 1M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the 68K Family, PowerPC[™], 486, i960[™] and Pentium[™] microprocessors. It is organized as 64K words of 18 bits each, fabricated with Motorola's high performance silicon gate BiCMOS technology. This device integrates input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and Linear Burst Order (LBO) are clock (K) controlled through positive– edge–triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM69P618 (burst sequence operates in linear or interleaved mode dependent upon state of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable SW are provided to allow writes to either individual bytes or to both bytes. The two bytes are designated as "a" and "b". SBa controls DQa and SBb controls DQb. Individual bytes are written if the selected byte writes SBx are asserted with SW. Both bytes are written if either SGW is asserted or if both SBx and SW are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K).

The MCM69P618 operates from a single 3.3 V power supply and all inputs and outputs are LVTTL compatible and 5 V tolerant.

- MCM69P618–5 = 5 ns access / 10 ns cycle MCM69P618–6 = 6 ns access / 12 ns cycle MCM69P618–7 = 7 ns access / 13.3 ns cycle
- Single 3.3 V ± 5% Power Supply
- ADSP, ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self–Timed Write Cycle
- Byte Write and Global Write Control
- 5 V Tolerant I/O
- 100 Pin TQFP Package

BurstRAM is a trademark of Motorola, Inc. PowerPC is a trademark of IBM Corp. i960 and Pentium are trademarks of Intel Corp.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV2 5/95







PIN ASSIGNMENTS



PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
32, 33, 34, 35, 44, 45, 46, 47, 48, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1,SA0	Input	Synchronous Address Inputs: these pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
89	К	Input	Clock: This signal registers the address, data in, and all control signals except \overline{G} and $\overline{LBO}.$
93, 94 (a) (b)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b). \overline{SGW} overrides \overline{SBx} .
87	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write \overline{SBx} pins. If only byte write signals \overline{SBx} are being used, tie this pin low.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the \overline{SBx} and \overline{SW} signals. If only byte write signals \overline{SBx} are being used, tie this pin high.
84	ADSP	Input	Synchronous Address Status Processor: Initiates READ, WRITE or chip deselect cycle (exception – chip deselect does not occur when ADSP is asserted and SE1 is high).
85	ADSC	Input	Synchronous Address Status Controller: Initiates READ, WRITE or chip deselect cycle.
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high–blocks ADSP or deselects chip when ADSC is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low–linear burst counter (68K/PowerPC) High–interleaved burst counter (486/i960/Pentium)
64	NC	Input	No Connection: There is no connection to the chip. For compatibility reasons, it is recommended that this pin be tied low for system designs that do not have a sleep mode associated with the cache/memory controller. Other vendors' RAMs may have implemented the Sleep Mode (ZZ) feature.
86	G	Input	Asynchronous Output Enable Input: Low–enables output buffers (DQx pins). High – DQx pins are high impedance.
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	Vcc	Supply	Power Supply: 3.3 V \pm 5%
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	Supply	Ground
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 43, 49, 50, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	NC	_	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 through 4)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	<u> </u>	DQx	Write 2, 4
Deselect	None	1	Х	Х	Х	0	Х	Х	High–Z	Х
Deselect	None	0	Х	1	0	Х	Х	Х	High–Z	Х
Deselect	None	0	0	Х	0	Х	Х	Х	High–Z	Х
Deselect	None	Х	Х	1	1	0	Х	Х	High–Z	Х
Deselect	None	Х	0	Х	1	0	Х	Х	High–Z	Х
Begin Read	External	0	1	0	0	Х	Х	Х	High–Z	READ
Begin Read	External	0	1	0	1	0	Х	Х	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	1	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	0	DQ	READ
Continue Read	Next	1	Х	Х	Х	1	0	1	High–Z	READ
Continue Read	Next	1	Х	Х	Х	1	0	0	DQ	READ
Suspend Read	Current	Х	Х	Х	1	1	1	1	High–Z	READ
Suspend Read	Current	Х	Х	Х	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	Х	Х	1	1	1	High–Z	READ
Suspend Read	Current	1	Х	Х	Х	1	1	0	DQ	READ
Begin Write	Current	Х	Х	Х	1	1	1	Х	High–Z	WRITE
Begin Write	Current	1	Х	Х	Х	1	1	Х	High–Z	WRITE
Begin Write	External	0	1	0	1	0	Х	Х	High–Z	WRITE
Continue Write	Next	Х	Х	Х	1	1	0	Х	High–Z	WRITE
Continue Write	Next	1	Х	Х	Х	1	0	Х	High–Z	WRITE
Suspend Write	Current	Х	Х	Х	1	1	1	Х	High–Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	Х	High–Z	WRITE

NOTES: 1. X = Don't Care. 1 = logic high. 0 = logic low.

2. Write is defined as either 1) any \overline{SBx} and \overline{SW} low or 2) \overline{SGW} is low.

3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (tGLQX) following G going low.

4. On write cycles that follow read cycles, \overline{G} must be negated prior to the start of the write cycle to ensure proper write data setup times. \overline{G} must also remain negated at the completion of the write cycle to ensure proper write data hold times.

LINEAR BURST ADDRESS TABLE ($\overline{\text{LBO}} = V_{SS}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

INTERLEAVED BURST ADDRESS TABLE ($\overline{LBO} = V_{CC}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00

WRITE TRUTH TABLE

Сусіе Туре	SGW	SW	SBa	SBb
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte a	Н	L	L	Н
Write Byte b	Н	L	Н	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

ABSOLUTE MAXIMUM RATINGS (See Note 1)

	,		
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 4.6	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	– 0.5 to 6.0	V
Output Current (per I/O)	l _{out}	± 20	mA
Package Power Dissipation (See Note 2)	PD	1.6	W
Temperature Under Bias	T _{bias}	– 10 to 85	°C
Storage Temperature	T _{stg}	– 55 to 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

NOTES: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

PACKAGE THERMAL CHARACTERISTICS

Rating		Symbol	Max	Unit	Notes
Thermal Resistance (Still Air)		—	—	_	1
Junction to Ambient (@ 200 lfm)	Single Layer Board Four Layer Board	R _{θJA}	40 25	°C/W	2
Junction to Board (Bottom)		R _{θJB}	17	°C/W	3
Junction to Case (Top)		R _{θJC}	9	°C/W	4

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.

2. Per SEMI G38-87.

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $3.3 \text{ V} \pm 5\%$, T_J = 20 to 110° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 V$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	3.135	3.3	3.465	V
Operating Temperature	ТJ	20	_	110	°C
Input Low Voltage	VIL	- 0.5*	_	0.8	V
Input High Voltage	VIH	2.0	-	5.5**	V

 $\label{eq:VIL} \begin{array}{l} {}^{*}V_{IL} \geq - 2 \ V \ for \ t \leq t_{KHKH}/2. \\ {}^{**}V_{IH} \leq \ 6 \ V \ for \ t \leq t_{KHKH}/2. \end{array}$

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (0 V \leq V _{in} \leq V _{CC})		l _{lkg(l)}	_	—	± 1	μΑ
Output Leakage Current (0 V \leq V _{in} \leq V _{CC})		l _{lkg(O)}	_	—	± 1	μΑ
AC Supply Current (Device Selected, All Outputs Open, All Inputs Toggling at V _{In} \leq V _{IL} or \geq V _{IH} , Cycle Time \geq t _{KHKH} min)	MCM69P618-5 MCM69P618-6 MCM69P618-7	ICCA	_	—	TBD	mA
CMOS Standby Supply Current (Deselected ¹ , Clock (K) Cycle Time \ge t _{KHKH} , All Inputs Toggling at CMOS Levels V _{in} \le V _{SS} + 0.2 V or \ge V _{CC} - 0.2 V)	MCM69P618-5 MCM69P618-6 MCM69P618-7	I _{SB1}	_	_	TBD	mA
Clock Running Supply Current (Deselected ¹ , Clock (K) Cycle Time \ge t _{KHKH} , All Other Inputs Held to Static CMOS Levels V _{in} \le V _{SS} + 0.2 V or \ge V _{CC} - 0.2 V)	MCM69P618-5 MCM69P618-6 MCM69P618-7	I _{SB2}	—	_	TBD	mA
Output Low Voltage (I _{OL} = 8 mA)		VOL	—	—	0.4	V
Output High Voltage (I _{OH} = -4 mA)		Vон	2.4	—	—	V

NOTE: 1. Device in Deselected mode as defined by the Truth Table.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{in}		4	6	pF
Input/Output Capacitance	C _{I/O}	I	7	9	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V \pm 5%, T_J = 20 to 110°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	
Input Pulse Levels 0 to 3.0 V	
Input Rise/Fall Time 2 ns	

		MCM69	P618–5	MCM69	P618–6	MCM69	P618–7		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	^t КНКН	10	—	12	—	13.3	—	ns	
Clock High Pulse Width	^t KHKL	3	—	4	—	4.5	—	ns	
Clock Low Pulse Width	^t KLKH	3	—	4	—	4.5	—	ns	
Clock Access Time	^t KHQV	—	5	—	6	—	7	ns	4
Output Enable to Output Valid	^t GLQV	—	5	—	5		6	ns	4
Clock High to Output Active	^t KHQX1	0	—	0	—	0	—	ns	4
Clock High to Output Change	^t KHQX2	2	—	2	—	2	—	ns	4
Output Enable to Output Active	^t GLQX	0	—	0	—	0	—	ns	4
Output Disable to Q High-Z	^t GHQZ	—	5	—	5	—	5	ns	5
Clock High to Q High–Z	^t KHQZ	2	5	2	5	2	5	ns	5
Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	^t AVKH ^t ADKH ^t DVKH ^t WVKH ^t EVKH	2.5		2.5	—	2.5		ns	
Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	^t KHAX ^t KHADX ^t KHDX ^t KHWX ^t KHEX	0.5		0.5	_	0.5	_	ns	

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

NOTES:

1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high and SE3 low whenever ADSP or ADSC is asserted.

2. All read and write cycle timings are referenced from K or \overline{G} .

3. \overline{G} is a don't care after write cycle begins. To prevent bus contention, \overline{G} should be negated prior to start of write cycle.

4. Tested per AC Test Load.

5. Measured at \pm 200 mV from steady state. Tested per High–Z test load.

AC TEST LOADS



Figure 1A. AC Test Load



Figure 1B. High–Z Test Load



READ/WRITE CYCLES

Note: \overline{E} low = SE2 high and $\overline{SE3}$ low. \overline{W} low = \overline{SGW} low and / or \overline{SW} and \overline{SBx} low.

APPLICATION INFORMATION

The MCM69P618 BurstRAM is a high speed synchronous SRAM that is intended for use primarily in secondary or level two (L2) cache memory applications. L2 caches are found in a variety of classes of computers – from the desktop personal computer to the high–end servers and transaction processing machines. For simplicity, the majority of L2 caches today are direct mapped and are single bank implementations. These caches tend to be designed for bus speeds in the range of 33 to 66 MHz. At these bus rates, non–pipelined (flow–through) BurstRAMs can be used since their access times meet the speed requirements for a minimum–latency, zero–wait state L2 cache interface. Latency is a measure (time) of "dead" time the memory system exhibits as a result of a memory request.

For those applications that demand bus operation at greater than 66 MHz or multi–bank L2 caches at 66 MHz, the pipelined (register/register) version of the 64K x 18 BurstRAM (MCM69P618) allows the user to configure the RAM to support such designs. Multiple banks of BurstRAMs create additional bus loading and can cause the system to otherwise miss its timing requirements. The access time (clock–to–valid– data) of a pipelined BurstRAM is inherently faster than a non– pipelined device by a few nanoseconds. This does not come without cost. The cost is latency – "dead" time.

Since most L2 caches are tied to the processor bus and bus speeds continue to increase over time, pipelined (R/R) BurstRAMs are the best choice in achieving zero–wait state L2 cache performance. At bus speeds ranging from 66 MHz to 100 MHz, pipelined BurstRAMs are able to provide fast clock to valid data times required of these high speed buses.

FUNCTIONAL EQUIVALENT

The following describes the configuration of the MCM69P618 as a functional equivalent to a 5 V BurstRAM. A migration from 5 V BurstRAMs to 3.3 V BurstRAMs (e.g. MCM69P618) can be somewhat confusing due to functional

and pinout differences. Because the 3.3 V devices offer more pins than the 5 V devices, it is no longer necessary to supply multiple part numbers for the different burst, address pipelined, etc., options. The MCM69P618 can be configured to function as if it were one of the 5 V BurstRAMs. The following table lists control pins on the MCM69P618 that can be tied off to either 3.3 V or ground in order to satisfy the migration to this 3.3 V RAM.

5 V Device Numbers	ADSP	ADSC	ADV	SE1	LBO
MCM67C618	—	—	—	L	Н
MCM67J618	_		_	_	Н
MCM67N618	_	_	_	L	L

CONTROL	. PIN TIE	VALUES	$(H \ge V_{IH}, L$	_ ≤ V _{IL})
---------	-----------	--------	--------------------	-----------------------

NOTE: If no tie value is given, then the pin should be used as intended on the 5 V device.

NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for 68K–, PowerPC–, 486–, i960, and Pentium – based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM69P618. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 2.

CONTROL PIN TIE VALUES ($H \ge V_{IH}, L \le V_{IL}$)

Non-Burst	ADSP	ADSC	ADV	SE1	LBO
Sync Non–Burst, Pipelined SRAM	н	L	т	L	Х

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.



Figure 2. Configured as Non–Burst Synchronous SRAM (Register/Register Mode)

ORDERING INFORMATION (Order by Full Part Number)

	<u>MCM</u>	<u>69P618</u>	<u>XX</u>	<u>X</u>	X	
Motorola Memory Prefix						Blank = Trays, R = Tape and Reel
Part Number						Speed (5 = 5 ns, 6 = 6 ns, 7 = 7 ns) Package (TQ = TQFP)
Full Part Numbers — N	/CM69P618 /CM69P618		MCM69P MCM69P			MCM69P618TQ7 MCM69P618TQ7R

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death males the Motorola was negligent regarding the design or manufacture of the part. Motorola and a re registered trademarks of Motorola, Inc. Notorola, Inc. is an Equal Opportunity/Affirmative Action Employer.









- NOTES: DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE
- DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
 DIMENSIONS D AND E TO BE DETERMINED AT
- DIMENSIONS DI AND E 10 ED ELETENNINED AT SEATING PLANE -C-.
 DIMENSIONS DI AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25
- (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE
- DETERMINED AT DATUM PLANE –H–. DIMENSION b DOES NOT INCLUDE DAMBAR 7. PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		1.60		0.063	
A1	0.05	0.15	0.002	0.006	
A2	1.35	1.45	0.053	0.057	
b	0.22	0.38	0.009	0.015	
b1	0.22	0.33	0.009	0.013	
C	0.09	0.20	0.004	0.008	
c1	0.09	0.16	0.004	0.006	
D	22.00	BSC	0.866 BSC		
D1	20.00	BSC	0.787 BSC		
E	16.00	BSC	0.630 BSC		
E1	14.00	BSC	0.551 BSC		
е	0.65 BSC		0.026 BSC		
L	0.45	0.75	0.018	0.030	
L1	1.00	REF	0.039 REF		
L2	0.50	REF	0.020 REF		
S	0.20		0.008		
R1	0.08		0.003		
R2	0.08	0.20	0.003	0.008	
θ	0 °	7 °	0 °	7°	
θ1	0 °		0 °		
θ2	11 °	13 °	11 °	13 °	
θ3	11 °	13 °	11 °	13°	

MCM69P618/D

Literature Distribution Centers:

USA/ EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

