# 256K x 4 Bit Separate I/O Synchronous Fast Static RAM

The MCM67Q804 is a 1,048,576 bit static random access memory, organized as 262,144 x 4 bits. This device is fabricated using Motorola's high–performance silicon–gate BiCMOS technology. It features separate TTL input and output buffers, which are fully I/O compatible at 3.3 V, and incorporates input and output registers on board with high speed SRAM. It also features transparent–write and data pass–through capabilities.

The synchronous design allows for precise cycle control with the use of an external single clock (K). The Addresses (A0 – A17), Data Input (D0 – D3), Data Output (Q0 – Q3), Write–Enable ( $\overline{W}$ ), Chip–Enable ( $\overline{E}$ ), and Output–Enable ( $\overline{G}$ ), are registered in on the rising edge of Clock (K).

The control pins ( $\overline{E}$ ,  $\overline{W}$ ,  $\overline{G}$ ) function differently in comparison to most synchronous SRAMs. This device will not deselect with  $\overline{E}$  high. The RAM remains active at all times. If  $\overline{E}$  is registered high, the output pins (Q0–Q8) will be driven if  $\overline{G}$  is registered low. The Transparent–Write feature allows the output data to track the input data.  $\overline{E}$ ,  $\overline{G}$ , and  $\overline{W}$  must be asserted to perform a Transparent Write (Write and Pass–Through). The input data is available at the ouputs on the next rising edge of clock (K).

The pass–through function is always enabled.  $\overline{E}$  high disables the write to the clock (K). only a clocked  $\overline{G}$  high will three–state the outputs.

This device is available in a 400 mil, 36–lead surface–mount SOJ package.

- Single 5 V ± 5% Power Supply
- Fast Cycle Times: 10/12 ns Max
- Single Clock Operation
- TTL Input and Output Levels (3.3 V I/O Compatible)
- Address, Data Input, E, W, G, Registers on Chip
- 100 MHz Maximum Clock Cycle Time
- Self Timed Write
- Separate Data Input and Output Pins
- Transparent–Write and Pass–Through
- High Output Drive Capability: 50 pF/Output at Rated Access Time

#### **BLOCK DIAGRAM**





MCM67Q804

PIN ASSIGNMENT					
ис [	1•	36	A17		
ao C	2	35	A16		
A1 [	3	34	D A15		
A2 [	4	33	A14		
аз [	5	32	A13		
ĒC	6	31	] <u></u>		
D0 [	7	30	] D3		
Q0 [	8	29	] Q3		
V <sub>CC</sub> [	9	28	∃ v <sub>SS</sub>		
v <sub>ss</sub> c	10	27	J ∨ <sub>CC</sub>		
Q1 [	11	26	] Q2		
D1 [	12	25	D2		
W C	13	24	Ък		
A4 [	14	23	A12		
A5 [	15	22	A11		
A6 [	16	21	A10		
A7 [	17	20	] A9		
NC [	18	19	] A8		
L					

PIN NAMES
$\begin{array}{c} A0-A17 \ldots Address Input \\ \overline{E} \ldots Chip Enable \\ \overline{W} \ldots Write Enable \\ \overline{G} \ldots Output Enable \\ D0-D3 \ldots Data Input \\ Q0-Q3 \ldots Data Output \\ K \ldots Clock Input \\ VCC \ldots + 5 V Power Suppl \\ VSS \ldots Ground \\ NC \ldots No Connection \\ \end{array}$



### TRUTH TABLE

Ē (t <sub>n</sub> )	W (t <sub>n</sub> )	G (t <sub>n + 1</sub> )	Mode	D0 – D3	Q0 – Q3 (t <sub>n + 1</sub> )	V <sub>CC</sub> Current
		L	Write and Pass Thru	Valid	D0 – D3 (t <sub>n</sub> )	ICC
	L	н	Write	Valid	High–Z	ICC
н	1	L	Pass Thru	Valid	D0 – D3 (t <sub>n</sub> )	ICC
	L	Н	NOP	Don't Care	High–Z	ICC
x	н	L	Read	Don't Care	Q <sub>out</sub> (t <sub>n</sub> )	ICC
^		Н	Read	Don't Care	High–Z	ICC

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7.0	V
Voltage Relative to V_SS for Any Pin Except V_CC	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>CC</sub> + 0.5	V
Output Current	l <sub>out</sub>	± 30	mA
Power Dissipation	PD	1.5	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Operating Temperature	Тд	0 to + 70	°C
Storage Temperature — Plastic	T <sub>stg</sub>	– 55 to + 125	°C

This is a synchronous device. All synchronous inputs must meet specified setup and hold times with stable logic levels for *ALL* rising edges of clock (K) while the device is selected.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 5\%, \text{ T}_{A} = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

## RECOMMENDED OPERATING CONDITIONS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)		VCC	4.75	5.25	V
Input High Voltage		VIH	2.2	V <sub>CC</sub> + 0.3**	V
Input Low Voltage		VIL	- 0.5*	0.8	V
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )		l <sub>lkg(l)</sub>	—	± 1.0	μA
Output Leakage Current ( $\overline{E} = V_{IH}$ , $V_{out} = 0$ to $V_{CC}$ )		l <sub>lkg(O)</sub>	—	± 1.0	μA
AC Supply Current ( $I_{out} = 0 \text{ mA}$ ) ( $V_{CC} = \max, f = f_{max}$ )	MCM67Q804–10 ns MCM67Q804–12 ns	ICCA	_	180 170	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)		VOL	—	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)		Vон	2.4	3.3	V

\* V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width  $\leq 20$  ns) for I  $\leq 20.0$  mA.

\*\* VIH (max) = V<sub>CC</sub> + 0.3 V dc; VIH (max) = V<sub>CC</sub> + 2.0 V ac (pulse width  $\leq$  20 ns) for I  $\leq$  20.0 mA.

### CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Address and Data Input Capacitance	C <sub>in</sub>	6	pF
Control Pin Input Capacitance	C <sub>in</sub>	6	pF
Output Capacitance	Cout	8	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  5%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse Levels	) to 3.0 V
Input Rise/Fall Time	3 ns

READ/WRITE CYCLE TIMING (See N	Notes 1, 2, and 3)
--------------------------------	--------------------

		MCM67	Q804–10	MCM67	<b>ຊ804–12</b>		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Cycle Time	<sup>t</sup> КНКН	10	—	12	—	ns	1
Clock Access Time	<sup>t</sup> KHQV	—	5		6	ns	2
Clock Low Pulse Width	<sup>t</sup> KLKH	4	—	4	—	ns	
Clock High Pulse Width	<sup>t</sup> KHKL	4	—	4	—	ns	
Clock High to Data Output Invalid	<sup>t</sup> KHQX	2	—	2	—	ns	
Clock High to Data Output High–Z	<sup>t</sup> KHQZ	—	5	—	6	ns	
Setup Times: D0 – D	A tAVKH V tWVKH E tEVKH 3 tDVKH	2	—	2	—	ns	3
	A <sup>t</sup> KHAX V <sup>t</sup> KHWX E <sup>t</sup> KHEX <sup>t</sup> KHGX 3 <sup>t</sup> KHDX	1	—	1	—	ns	3

NOTES:

1. All read and write cycles are referenced from K.

2. Valid data from Clock High will be the data stored at the address or the last valid read cycle.

3. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for **ALL** rising edges of clock (K) while the device is selected.





Figure 1A



Figure 1B







TRANSPARENT WRITE AND PASS-THROUGH CYCLE TIMING



COMBINATION READ/WRITE CYCLE TIMING

## **ORDERING INFORMATION**

(Order by Full Part Number)



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death males the Motorola was negligent regarding the design or manufacture of the part. Motorola and a re registered trademarks of Motorola, Inc. Notorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### PACKAGE DIMENSIONS



ES:			
DIMENSIONING	TOL	FRA	NC

RANCING PER ANSI NG AND Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH. 3. TO BE DETERMINED AT PLANE -T-. 4. DIMENSION A AND B DO NOT INCLUDE MOLD

DIMENSION AND D PROTRUSION SHALL NOT EXCEED 0.006 (0.15) PER SIDE.
 DIMENSION A AND B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.

INCHES MILLIMETERS 
 MIN
 MAX
 MIN
 MAX

 0.920
 0.930
 23.37
 23.62

 0.395
 0.405
 10.04
 10.28
 0.128 0.148 3.26 3.75 0.016 0.020 0.41 0.50 
 0.088
 0.098
 2.24

 0.026
 0.032
 0.67
 2.48 0.81 0.050 BASIC 1.27 BASIC 0.035 0.045 0.89 1.14 0.025 BASIC 0.64 BASIC 
 0.023
 DASIC
 0.043
 BASIC

 0.030
 0.045
 0.77
 1.14

 0.435
 0.445
 11.05
 11.30

 0.365
 0.375
 9.28
 9.52

 0.030
 0.040
 0.77
 1.01

Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



 $\Diamond$ CODELINE TO BE PLACED HERE

