

## 256K x 4 Bit Separate I/O Synchronous Fast Static RAM

The MCM67Q804 is a 1,048,576 bit static random access memory, organized as 262,144 x 4 bits. This device is fabricated using Motorola's high-performance silicon-gate BiCMOS technology. It features separate TTL input and output buffers, which are fully I/O compatible at 3.3 V, and incorporates input and output registers on board with high speed SRAM. It also features transparent-write and data pass-through capabilities.

The synchronous design allows for precise cycle control with the use of an external single clock (K). The Addresses (A0 – A17), Data Input (D0 – D3), Data Output (Q0 – Q3), Write-Enable ( $\bar{W}$ ), Chip-Enable ( $\bar{E}$ ), and Output-Enable ( $\bar{G}$ ), are registered in on the rising edge of Clock (K).


The control pins ( $\bar{E}$ ,  $\bar{W}$ ,  $\bar{G}$ ) function differently in comparison to most synchronous SRAMs. This device will not deselect with  $\bar{E}$  high. The RAM remains active at all times. If  $\bar{E}$  is registered high, the output pins (Q0–Q8) will be driven if  $\bar{G}$  is registered low. The Transparent-Write feature allows the output data to track the input data.  $\bar{E}$ ,  $\bar{G}$ , and  $\bar{W}$  must be asserted to perform a Transparent Write (Write and Pass-Through). The input data is available at the outputs on the next rising edge of clock (K).

The pass-through function is always enabled.  $\bar{E}$  high disables the write to the clock (K). only a clocked  $\bar{G}$  high will three-state the outputs.

This device is available in a 400 mil, 36-lead surface-mount SOJ package.

- Single 5 V  $\pm$  5% Power Supply
- Fast Cycle Times: 10/12 ns Max
- Single Clock Operation
- TTL Input and Output Levels (3.3 V I/O Compatible)
- Address, Data Input,  $\bar{E}$ ,  $\bar{W}$ ,  $\bar{G}$ , Registers on Chip
- 100 MHz Maximum Clock Cycle Time
- Self Timed Write
- Separate Data Input and Output Pins
- Transparent-Write and Pass-Through
- High Output Drive Capability: 50 pF/Output at Rated Access Time

**BLOCK DIAGRAM**



REV 2  
5/95

## MCM67Q804



**WJ PACKAGE**  
400 MIL SOJ  
CASE 893-01

**PIN ASSIGNMENT**

NC	1	36	A17
A0	2	35	A16
A1	3	34	A15
A2	4	33	A14
A3	5	32	A13
$\bar{E}$	6	31	$\bar{G}$
D0	7	30	D3
Q0	8	29	Q3
VCC	9	28	VSS
VSS	10	27	VCC
Q1	11	26	Q2
D1	12	25	D2
$\bar{W}$	13	24	K
A4	14	23	A12
A5	15	22	A11
A6	16	21	A10
A7	17	20	A9
NC	18	19	A8

**PIN NAMES**

A0 – A17	Address Input
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
$\bar{G}$	Output Enable
D0 – D3	Data Inputs
Q0 – Q3	Data Outputs
K	Clock Input
VCC	+ 5 V Power Supply
VSS	Ground
NC	No Connection

## TRUTH TABLE

$\bar{E}$ ( $t_n$ )	$\bar{W}$ ( $t_n$ )	$\bar{G}$ ( $t_n + 1$ )	Mode	D0 – D3	Q0 – Q3 ( $t_n + 1$ )	V <sub>CC</sub> Current
L	L	L	Write and Pass Thru	Valid	D0 – D3 ( $t_n$ )	I <sub>CC</sub>
		H	Write	Valid	High-Z	I <sub>CC</sub>
H	L	L	Pass Thru	Valid	D0 – D3 ( $t_n$ )	I <sub>CC</sub>
		H	NOP	Don't Care	High-Z	I <sub>CC</sub>
X	H	L	Read	Don't Care	Q <sub>out</sub> ( $t_n$ )	I <sub>CC</sub>
		H	Read	Don't Care	High-Z	I <sub>CC</sub>

## ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	– 0.5 to + 7.0	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>CC</sub> + 0.5	V
Output Current	I <sub>out</sub>	± 30	mA
Power Dissipation	P <sub>D</sub>	1.5	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Operating Temperature	T <sub>A</sub>	0 to + 70	°C
Storage Temperature — Plastic	T <sub>stg</sub>	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This is a synchronous device. All synchronous inputs must meet specified setup and hold times with stable logic levels for **ALL** rising edges of clock (K) while the device is selected.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 5%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

## RECOMMENDED OPERATING CONDITIONS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.75	5.25	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	V <sub>IL</sub>	– 0.5*	0.8	V
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(I)</sub>	—	± 1.0	μA
Output Leakage Current ( $\bar{E}$ = V <sub>IH</sub> , V <sub>out</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(O)</sub>	—	± 1.0	μA
AC Supply Current (I <sub>out</sub> = 0 mA) (V <sub>CC</sub> = max, f = f <sub>max</sub> )	I <sub>CCA</sub>	—	180 170	mA
				MCM67Q804–10 ns MCM67Q804–12 ns
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	—	0.4	V
Output High Voltage (I <sub>OH</sub> = – 4.0 mA)	V <sub>OH</sub>	2.4	3.3	V

\* V<sub>IL</sub> (min) = – 0.5 V dc; V<sub>IL</sub> (min) = – 2.0 V ac (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

\*\* V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2.0 V ac (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

## CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Address and Data Input Capacitance	C <sub>in</sub>	6	pF
Control Pin Input Capacitance	C <sub>in</sub>	6	pF
Output Capacitance	C <sub>out</sub>	8	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $T_A = 0 \text{ to } +70^\circ\text{C}$ , Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V  
 Input Pulse Levels ..... 0 to 3.0 V  
 Input Rise/Fall Time ..... 3 ns

Output Timing Reference Level ..... 1.5 V  
 Output Load ..... Figure 1A Unless Otherwise Noted

### READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

Parameter	Symbol	MCM67Q804-10		MCM67Q804-12		Unit	Notes
		Min	Max	Min	Max		
Cycle Time	t <sub>KHKH</sub>	10	—	12	—	ns	1
Clock Access Time	t <sub>KHQV</sub>	—	5	—	6	ns	2
Clock Low Pulse Width	t <sub>KLKH</sub>	4	—	4	—	ns	
Clock High Pulse Width	t <sub>KHKL</sub>	4	—	4	—	ns	
Clock High to Data Output Invalid	t <sub>KHQX</sub>	2	—	2	—	ns	
Clock High to Data Output High-Z	t <sub>KHQZ</sub>	—	5	—	6	ns	
Setup Times: A W E G D0 – D3	t <sub>AVKH</sub> t <sub>WVKH</sub> t <sub>EVKH</sub> t <sub>GVKH</sub> t <sub>DVKH</sub>	2	—	2	—	ns	3
Hold Times: A W E G D0 – D3	t <sub>KHAX</sub> t <sub>KHWX</sub> t <sub>KHEX</sub> t <sub>KHGX</sub> t <sub>KHDX</sub>	1	—	1	—	ns	3

#### NOTES:

1. All read and write cycles are referenced from K.
2. Valid data from Clock High will be the data stored at the address or the last valid read cycle.
3. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for **ALL** rising edges of clock (K) while the device is selected.

### AC SPEC LOADS




Figure 1A






Figure 1B


# READ CYCLE TIMING



# TRANSPARENT WRITE AND PASS-THROUGH CYCLE TIMING




# COMBINATION READ/WRITE CYCLE TIMING




## ORDERING INFORMATION

(Order by Full Part Number)




Full Part Numbers — MCM67Q804WJ10    MCM67Q804WJ12  
                                 MCM67Q804WJ10R2    MCM67Q804WJ12R2

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## PACKAGE DIMENSIONS

### WJ PACKAGE 400 MIL SOJ CASE 893-01



#### Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



◇ CODELINE TO BE PLACED HERE

MCM67Q804/D

