128K x 9 Bit Separate I/O Synchronous Fast Static RAM

The Motorola MCM67Q709 is a 1,179,648 bit static random access memory, organized as 131,072 words of 9 bits. This device is fabricated using Motorola's high–performance silicon–gate BiCMOS technology. It features separate TTL input and output buffers, which are fully I/O compatible at 3.3 V, and incorporates input and output registers on board with high speed SRAM. It also features transparent–write and data pass–through capabilities.

The synchronous design allows for precise cycle control with the use of an external single clock (K). The Addresses (A0 – A16), Data Input (D0 – D8), Data Output (Q0 – Q8), Write–Enable (\overline{W}), Chip–Enable (\overline{E}), and Output–Enable (\overline{G}), are registered in on the rising edge of Clock (K).

The control pins (\overline{E} , \overline{W} , \overline{G}) function differently in comparison to most synchronous SRAMs. This device will not deselect with \overline{E} high. The RAM remains active at all times. If \overline{E} is registered high, the output pins (Q0–Q8) will be driven if \overline{G} is registered low. The Transparent–Write feature allows the output data to track the input data. \overline{E} , \overline{G} , and \overline{W} must be asserted to perform a Transparent Write (Write and Pass–Through). The input data is available at the ouputs on the next rising edge of clock (K).

The Pass–Through function is always enabled. \overline{E} high disables the write to the array while allowing a pass through cycle to occur on the next rising edge of clock (K). Only a registered \overline{G} high will three–state the outputs.

The MCM67Q709 is available in 86 bump surface mount PBGA (Plastic Ball Grid Array) package.

- Single 5 V \pm 5% Power Supply
- Fast Cycle Times: 10/12 ns Max
- Single Clock Operation
- TTL Input and Output Levels (3.3 V I/O Compatible)
- Address, Data Input, \overline{E} , \overline{W} , \overline{G} , Registers on Chip
- 100 MHz Maximum Clock Cycle Time
- Self Timed Write
- Separate Data Input and Output Pins
- Transparent-Write and Pass-Through
- High Output Drive Capability: 50 pF/Output at Rated Access Time
- Boundary Scan Implementation
- PBGA package for high speed operation

86 BUMP PBGA

MCM67Q709


CASE 896A-02

PIN ASSIGNMENTS

	1	2	3	4	5	6	7	8	9
A C D F G H J	$\begin{array}{c}1\\\circ\\ A16\\\circ\\ D7\\\circ\\ VSS\\\circ\\ D5\\\circ\\ VCC\\\circ\\ D3\\\circ\\ VSS\\\circ\\ Q1\end{array}$	0 E A14 0 A15 0 Q7 0 VSS Q5 Q3 0 D1	O¥ OG ON OS OS VSO VSO VSO NC	°CC °K °SS °SS °SS °SS °SS °SS °SS °SS °SS	ODI VSS VSS VSS VSS VSS VSS VSS VSS	ODO SDO A6 VSS VSS VSS VSS VSS VSS VSS VSS	OA4 OA2 VSS VSS VSS	$\begin{array}{c} \bigcirc A0 \\ \lor VSS \\ \bigcirc Q8 \\ \bigcirc Q6 \\ \lor VSS \\ \bigcirc D4 \\ \circlearrowright D2 \\ \circlearrowright D0 \end{array}$	9 0 D8 0 VSS 0 D6 0 VCC 0 Q4 0 Q2 0 VSS 0 Q0
J K	Q1	0 A12 0 A13	0 A10 0 A11		0 A9 O V _{CC}	A8 O SE	A5 O A7	0 A1 0 A3	Q0

TOP VIEW 86 BUMP Not to Scale





NOTES:

1. Bypass mode is entered with SE low and SCK cycled.

2. SH BSR = Shadow Bypass Scan Register.

3. 39 bumps used in Boundary Scan. V_{SS}, V_{CC}, NC, SDI, SDO, SE, and SCK not used in Scan Path.
4. SDO Output Sequence A6, A4, A2, A0, D8, Q8, D6, Q6, D4, Q4, D2, Q2, D0, Q0, A1, A3, A5, A7, A8, A9, A10, A11, A12, A13, Q1, D1, Q3, D3, Q5, D5, Q7, D7, A15, A16, A14, E, G, W, K.

*Four added test pins.

TRUTH TABLE

Ē (t _n)	W (t _n)	G (t _{n + 1})	Mode	D0 – D8 (t _n)	Q0 – Q8 (t _{n + 1})	V _{CC} Current
			Write and Pass Thru	Valid	D0 – D8 (t _n)	ICC
ГГГН		н	Write	Valid	High–Z	ICC
н		L	Pass Thru	Valid	D0 – D8 (t _n)	ICC
		Н	NOP	Don't Care	High–Z	ICC
хн		L	Read	Don't Care	Q _{out} (t _n)	ICC
^		Н	Read	Don't Care	High–Z	ICC

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7.0	V
Voltage Relative to V_SS for Any Pin Except V_CC	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current	l _{out}	± 30	mA
Power Dissipation	PD	1.5	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	Тд	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	– 55 to + 125	°C

This is a synchronous device. All synchronous inputs must meet specified setup and hold times with stable logic levels for *ALL* rising edges of clock (K) while the device is selected.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 5\%, \text{ T}_{A} = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit	
Supply Voltage (Operating Voltage Range)		VCC	4.75	5.25	V
Input High Voltage		VIH	2.2	V _{CC} + 0.3**	V
Input Low Voltage		VIL	- 0.5*	0.8	V
Input Leakage Current (All Inputs, V_{in} = 0 to V_{CC})		l _{lkg(l)}	—	± 1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})		l _{lkg(O)}	—	± 1.0	μΑ
AC Supply Current ($I_{out} = 0 \text{ mA}$) ($V_{CC} = \text{max}, f = f_{max}$)	MCM67Q709–10 ns MCM67Q709–12 ns	^I CCA	_	230 220	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		VOL	—	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)		VOH	2.4	3.3	V

 * V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Мах	Unit
Address and Data Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance	C _{in}	6	pF
Output Capacitance	Cout	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 5%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level1.5 VInput Pulse Levels0 to 3.0 VInput Rise/Fall Time3 ns

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

		MCM67Q709-10		MCM67	Q709–12		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Cycle Time	^t КНКН	10	-	12	—	ns	1
Clock Access Time	^t KHQV	—	5	—	6	ns	2
Clock Low Pulse Width	^t KLKH	4	-	4	—	ns	
Clock High Pulse Width	^t KHKL	4	—	4	—	ns	
Clock High to Data Output Invalid	^t KHQX	2	—	2	—	ns	
Clock High to Data Output High–Z	^t KHQZ	—	5	—	6	ns	
		2	_	2	—	ns	3
Ī		1	_	1	—	ns	3


NOTES:

1. All read and write cycles are referenced from K.


2. Valid data from Clock High will be the data stored at the address or the last valid read cycle.


3. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for *ALL* rising edges of clock (K) while the device is selected.

AC SPEC LOADS











READ CYCLE TIMING



COMBINATION READ/WRITE CYCLE TIMING



TRANSPARENT-WRITE AND PASS-THROUGH CYCLE TIMING

BOUNDARY SCAN CYCLE TIMING

		MCM67Q709–10 MCM67Q70		2709–12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Cycle Time	tCHCH2	100	—	100	—	ns	
Clock High Pulse Width	^t CHCL2	40	—	40	—	ns	
Clock Low Pulse Width	^t CLCH2	40	—	40	—	ns	
Scan Mode Setup Time	tss	10	—	10	—	ns	1
Bypass Mode Setup Time	tBS	10	—	10	—	ns	2
Scan Mode Recovery Time	^t SR	100	—	100	—	ns	3
SCK Low to SE Hold High	^t CLMH	10	—	10	—	ns	4
SE High to SCK High Setup	^t MHCH	10	—	10	—	ns	5
SCK High to SE Low Hold Time	^t CHML	10	—	10	—	ns	6
SDI Valid to SCK High Setup	^t IVCH	10	—	10	—	ns	
SCK High to SDI Don't Care	tСНІХ	10	—	10	—	ns	
SCK Low to SDO Valid	^t CLOV	—	20	—	20	ns	

NOTES:

1. The minimum delay required between ending normal operation and beginning scan operations.

2. The minimum delay required between ending Shift Mode and beginning Bypass Mode.

3. The minimum delay required before restarting normal RAM operation.

4. The minimum delay required before executing a Parallel Load operation.

5. The minimum delay required between a Parallel Load operation and a Shift.

6. Minimum Shift command hold time.


BOUNDARY SCAN

OVERVIEW

Boundary scan is a simple, non-intrusive scheme that allows verification of electrical continuity for each of a clocked RAM's logically active inputs and I/Os without adversely affecting RAM performance. Boundary scan allows the user to monitor the logic levels applied to each signal I/O on the RAM, and to shift them out in a serial bit stream.

OPERATION

Boundary scan requires four signal pins for implementation: Scan Data In (SDI), Scan Data Out (SDO), Scan Clock (SCK, active high), and Scan Enable (SE, active high). Boundary scan provides three modes of operation: (1) normal RAM operation, (2) scan, and (3) bypass. For normal RAM operation SCK and SE must be held low. The RAM will always return to normal operation immediately after the RAM receives a rising edge of the RAM input clock (K) with SCK and SE held low. To enter scan mode, SCK is activated. The first rising edge of SCK is used to latch in the data on the scan registers. SE is then driven high to disable additional input data from entering the scan registers. Every falling edge of SCK serially shifts data through the scan registers and onto the SDO pin. To enter bypass mode simply exercise SCK with SE held low. In this mode SDI is sampled on the rising edge of SCK. The level found on SDI is then driven out on SDO on the next falling edge of SCK.




BOUNDARY SCAN TIMING DIAGRAM

MOTOROLA FAST SRAM

MCM67Q709 9


ORDERING INFORMATION

(Order by Full Part Number)



PACKAGE DIMENSIONS

ZP PACKAGE 86 PBGA CASE 896A-02



DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.										
MILLIMETERS INCHES										
DIM	MIN MAX MIN MAX									
Α	17.78	BSC	0.700 BSC							
В	16.26	BSC	0.640 BSC							
С	1.84	2.44	0.073	0.096						
D	0.69	0.81	0.028	0.031						
Е	E 1.33 1.73 0.053 0.068									
G	1.524	BSC	0.060	BSC						

0.762 BSC

Р

R

13.80 14.20 0.544 0.559

15.29 15.69 0.602 0.617

0.030 BSC

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and a re registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



♦ CODELINE TO BE PLACED HERE

