

# M66311P/FP

## 16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

### DESCRIPTION

M66311P/FP is a LED array driver having a 16bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24mA which is sufficient for anode common LED drive, capable of flowing 16bits continuously at the same time.

Parallel output is open drain output.


In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.

### FEATURES

- Anode common LED drive
- High output current  
all parallel output  $I_{OL}=24mA$   
simultaneous lighting available
- Low power dissipation : 100 $\mu$ W/package (max)  
( $V_{CC}=5V, T_a=25^{\circ}C$ , quiescent state)
- High noise margin  
schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output  
(except serial data output)
- Wide operating temperature range  
:  $T_a=-40\sim+85^{\circ}C$
- Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)

### PIN CONFIGURATION (TOP VIEW)




Outline 24P4D  
24P2N-B

### APPLICATION

- LED array drive of BUTTON TELEPHONE
- LED array drive of ERASER of a PPC copier
- Other various LED modules

### LOGIC DIAGRAM



**16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**

**FUNCTIONAL DESCRIPTION**

As M66311P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CK<sub>S</sub> and latch clock input CK<sub>L</sub> are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shiftregister and the signal of A shifts shifting registers one by one when a pulse is impressed to CK<sub>S</sub>. When A is "H", the signal of "L" shifts.

When the pulse is impressed to CK<sub>L</sub>, the contents of the

shifting register at that time are stored in a latching register, and they appear in the outputs from Q<sub>A</sub>~Q<sub>P</sub>.

Outputs from Q<sub>A</sub>~Q<sub>P</sub> are open drain outputs.

To extend the number of bits, use the serial data output SQ<sub>P</sub> which shows the output of the shifting register of the 16th bit.

If CK<sub>S</sub> and CK<sub>L</sub> are connected, the state of the shifting register with one clock delay is outputted to Q<sub>A</sub>~Q<sub>P</sub>.

When reset input R is changed to "L", Q<sub>A</sub>~Q<sub>P</sub> and SQ<sub>P</sub> are reset. In this case, shifting and latching registers are set.

If "H" is impressed to output enable input OE, Q<sub>A</sub>~Q<sub>P</sub> reaches the high impedance state, but SQ<sub>P</sub> does not reach the high impedance state. Furthermore, change in OE does not affect shift operation.

**FUNCTION TABLE** (Note : 1)

Operation mode	Input					PARALLEL DATA Output																Serial data output SQ <sub>P</sub>	Remarks	
	R	CK <sub>S</sub>	CK <sub>L</sub>	A	OE	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q <sub>E</sub>	Q <sub>F</sub>	Q <sub>G</sub>	Q <sub>H</sub>	Q <sub>I</sub>	Q <sub>J</sub>	Q <sub>K</sub>	Q <sub>L</sub>	Q <sub>M</sub>	Q <sub>N</sub>	Q <sub>O</sub>	Q <sub>P</sub>			
Reset	L	X	X	X	X	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	—
Shift latch operation	Shift t <sub>1</sub>	H	↑	X	H	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>I</sub> <sup>0</sup>	Q <sub>J</sub> <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	Q <sub>L</sub> <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Q <sub>O</sub> <sup>0</sup>	Q <sub>P</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lighting "H"
	Latch t <sub>2</sub>	H	X	↑	X	L	L	q <sub>A</sub> <sup>0</sup>	q <sub>B</sub> <sup>0</sup>	q <sub>C</sub> <sup>0</sup>	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>	q <sub>H</sub> <sup>0</sup>	q <sub>I</sub> <sup>0</sup>	q <sub>J</sub> <sup>0</sup>	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> <sup>0</sup>	q <sub>N</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lights-out "L"
	Shift t <sub>1</sub>	H	↑	X	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>I</sub> <sup>0</sup>	Q <sub>J</sub> <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	Q <sub>L</sub> <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Q <sub>O</sub> <sup>0</sup>	Q <sub>P</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lights-out "L"
	Latch t <sub>2</sub>	H	X	↑	X	L	Z	q <sub>A</sub> <sup>0</sup>	q <sub>B</sub> <sup>0</sup>	q <sub>C</sub> <sup>0</sup>	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>	q <sub>H</sub> <sup>0</sup>	q <sub>I</sub> <sup>0</sup>	q <sub>J</sub> <sup>0</sup>	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> <sup>0</sup>	q <sub>N</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	—
Output disable	X	X	X	X	H	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	q <sub>P</sub>	—

Note 1 : ↑ : Change from low-level to high-level  
 Q<sup>0</sup> : Output state Q before CK<sub>L</sub> changed  
 X : Irrelevant  
 q<sup>0</sup> : Contents of shift register before CK<sub>S</sub> changed  
 q : Contents of shift register  
 t<sub>1</sub>, t<sub>2</sub> : t<sub>2</sub> is set after t<sub>1</sub> is set  
 Z : High impedance



**16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin	$Q_A \sim Q_P$	50	mA
		$SQ_P$	$\pm 25$	
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$-20, +410$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M66311FP ;  $T_a = -40 \sim +70^\circ\text{C}$ ,  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	$-40$		$+85$	$^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5 \sim 5.5V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$V_{T+}$	Positive-going threshold voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	$0.35V_{CC}$		$0.7V_{CC}$	$0.35V_{CC}$	$0.7V_{CC}$	V
$V_{T-}$	Negative-going threshold voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu\text{A}$	$0.2V_{CC}$		$0.55V_{CC}$	$0.2V_{CC}$	$0.55V_{CC}$	V
$V_{OL}$	Low-level output voltage $\overline{Q_A} \sim \overline{Q_P}$	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 4.5V$	$I_{OL} = 20\mu\text{A}$		0.1		0.1	V
			$I_{OL} = 24\text{mA}$		0.44		0.53	
			Note3 $I_{OL} = 40\text{mA}$		0.73		0.94	
$V_{OH}$	High-level output voltage $SQ_P$	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 4.5V$	$I_{OH} = -20\mu\text{A}$ $I_{OH} = -4\text{mA}$	$V_{CC} - 0.1$ 3.83		$V_{CC} - 0.1$ 3.66		V
$V_{OL}$	Low-level output voltage $SQ_P$	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 4.5V$	$I_{OL} = 20\mu\text{A}$ $I_{OL} = 4\text{mA}$		0.1 0.44		0.1 0.53	V
$I_{IH}$	High-level input current	$V_I = V_{CC}, V_{CC} = 5.5V$			0.5		5.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = GND, V_{CC} = 5.5V$			-0.5		-5.0	$\mu\text{A}$
$I_O$	Maximum output leakage current $\overline{Q_A} \sim \overline{Q_P}$	$V_I = V_{T+}, V_{T-}$ $V_{CC} = 5.5V$	$V_O = V_{CC}$		1.0		10.0	$\mu\text{A}$
			$V_O = GND$		-1.0		-10.0	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, V_{CC} = 5.5V$			20.0		200.0	$\mu\text{A}$

Note 3 : M66311 is used under the condition of an output current  $I_{OL} = 40\text{mA}$ , the number of simultaneous drive outputs is restricted as shown in the Duty Cycle -  $I_{OL}$  of Standard characteristics.

**16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V$ )


Symbol	Parameter	Test conditions	Limits					Unit
			$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$f_{\max}$	Maximum clock frequency	$C_L=50\text{pF}$ $R_L=1\text{k}\Omega$  (Note 5)	5			4		MHz
$t_{PLH}$	Low-level to high-level and high-level to low-level				100		130	ns
$t_{PHL}$	output propagation time ( $CK_S-SQ_P$ )				100		130	ns
$t_{PHL}$	High-level to low-level output propagation time ( $\bar{R}-SQ_P$ )				100		130	ns
$t_{PLZ}$	Low-level to high-level output propagation time ( $\bar{R}-Q_A\sim Q_P$ )				150		200	ns
$t_{PZL}$	Low-level to high-level and high-level to low-level				100		130	ns
$t_{PLZ}$	output propagation time ( $CK_L-Q_A\sim Q_P$ )				150		200	ns
$t_{PZL}$	Output enable time to low-level and high-level				100		130	ns
$t_{PLZ}$	( $OE-Q_A\sim Q_P$ )				150		200	ns
$C_I$	Input Capacitance				10		10	pF
$C_O$	Output Capacitance	$OE=V_{CC}$				15	15	pF
$C_{PD}$	Power dissipation Capacitance (Note 4)			5				pF

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D=C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC}=5V$ )

Symbol	Parameter	Test conditions	Limits					Unit
			$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$t_w$	$CK_S, CK_L, \bar{R}$ pulse width	(Note 5)	100			130		ns
$t_{su}$	A setup time with respect to $CK_S$		100			130		ns
$t_{su}$	$CK_S$ setup time with respect to $CK_L$		100			130		ns
$t_h$	A hold time with respect to $CK_S$		10			15		ns
$t_{rec}$	$\bar{R}$ , recovery time with respect to $CK_S, CK_L$		50			70		ns



Note 5 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%) :  $t_r=6\text{ns}, t_f=6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**

**TYPICAL CHARACTERISTICS**



**TIMING DIAGRAM**

