

DESCRIPTION

M66305A Toggle Line Buffer has two 5,120-bit line buffer memories. It takes in serial data that arrives synchronously with clock pulses and outputs it in serial at a rate of up to 10 Mbits per second synchronously with external clock pulses. This buffer employs the double buffer system: While data is being output, data on the next line can be written on the other line buffer memory.

FEATURES

- 5,120 \times 1bit serial input-serial output line buffer memories
- Data transmission at 10 megabits/second maximum
- Two line buffer memories can be alternated by external toggle signal.
- Memory capacity can be doubled by cascade connection.
- Because of cascade input pin (CAS1), output potential after completion of output can be set to either H or L.
- Low noise and high fan-out output (IO = ± 24 mA guaranteed)
- Every input pin has built-in Schmidt trigger circuit.
- Read counter and write counter can be reset independently.
 RESET, T, CNTRST1 and CNTRST2 are equipped with
- negative noise reduction circuit.

APPLICATION

Data buffer between industrial or home-use image data processing system and peripheral equipment







FUNCTION

When the status of input clock enable (\overline{ICE}) is "L", input data (SIDATA) is taken in (written) synchronously with input clock (SICLK) rise edge. When output clock enable (\overline{OCE}) is "L", output data (SODATA) is output (read) synchronously with output clock (SOCLK) fall edge. The double buffer system makes independent read and write operation possible.

When one-line write and one-line read are completed, toggle signal (\overline{T}) is required to be changed to "L", With input of toggle signal, the line buffer memory which has completed write operation is switched to read mode, and the line buffer which has completed output is switched to write mode, enabling next write and read operations.

To rewrite data during write operation, use write counter reset input (CNTRST1). To repeat output during output operation, use read counter reset (CNTRST2).

These operations are possible only when the status of chip select (CS) is "L".

FUNCTION TABLE

				Input					Output			Remarks		
RES	CS	ICE	SIC	OCE	SOC	Т	CR1	CR2	SOD	ĪNT	BF	Remarks		
L	Х	Х	Х	Х	Х	Х	Х	Х	L	Н	Н	Initialization		
Н	Н	Х	Х	Х	Х	Х	Х	Х	Q ⁰	Q ⁰	Q ⁰	No internal change, no output change		
Н	L	н	Х	н	Х	Н	Н	н	Q ⁰	Q ⁰	Q ⁰	No internal change, no output change		
Н	L	L	₽	н	Х	Н	Н	н	Q ⁰	Q ⁰	*1	With rise of SICLK, data is written on line buffer memory.		
Н	L	н	Х	L	Л	Н	Н	н	*2	*3	Q ⁰	With fall of SOCLK, data is output.		
Н	L	L	₽	L	ГŁ	Н	Н	н	*2	*3	*1	Write and read		
н	L	L	L	х	L	¥	Н	н	*4	н	н	With rise of T: 1) Line buffer memory in read mode is switched to write mode and the other in write mode is switched to read		
н	L	н	х	x	L	1.F	Н	н				mode. 2) BF and INT are canceled.		
Н	L	L	L	Х	Х	Н	٦.	Н	*5	*5	н	With CNTRST1 input, internal write counter is reset,		
Н	L	н	Х	Х	Х	Н	Ŀ	н] 5	5		enabling rewriting.		
Н	L	Х	Х	L	L	Н	Н	Ŀ	*6	н	*6	With CNTRST2 input, internal read counter is reset,		
Н	L	Х	Х	Н	Х	Н	Н	V	6	п	6	enabling retrial of output.		

Q⁰ : No change "H" or "L'

x *1

BF changes from "H" to "L" with rise of SICLK for write of 5120th bit. *2 With fall of SOCLK, data written before toggle signal input is output in order. 1

INT changes from "H" to "L" when the status of SOCLK rises after output of final bit of written before toggle signal inputs. *3

*4 Outputs the first bit of written data (Do).

Output operation can be performed irrespective of CNTRST1. *5

*6 SODATA changes to the first bit of written data (Do). Write operation can be performed irrespective of CNTRST2.



M66305AP/AFP

TOGGLE LINE BUFFER

PIN DESCRIPTION

Pin	Name	Functions
RESET	Reset input	Initializes integrated circuit. (SODATA ="L", BF = "H", INT = "H")
CS	Chip select input	"L": Chip select "H": Non-select (Inputs other than RESET have no effects on circuit inside.)
ICE	Input clock enable	"L": Input clock (SICLK) enable "H": Input clock (SICLK) disable
SICLK	Input clock	With rise of SICLK, SIDATA is written on line buffer memory.
SIDATA	Input data	
OCE	Output clock enable	"L": Output clock (SOCLK) enable "H": Output clock (SOCLK) disable
SOCLK	Output clock	With fall of SOCLK, SODATA is output. Because buffer is provided between memory and output, each piece of data is propagated at a constant rate, irrespective of internal
SODATA	Output data	memory read access time.
T	Toggle signal input	The line buffer memory in write mode is switched to read mode, and the other in read mode is switched to write mode.
BF	Buffer full output	Output when SICLK rises for input of 5,120th bit, indicating no more writing is possible. When \overline{BF} is "L", circuit inside is automatically set to "input disable". \overline{BF} is canceled with rise of toggle signal (\overline{T}) status.
ĪNT	Write request output	Output when SOCLK rises after output of final bit of written data. When $\overline{\text{INT}}$ is "L", circuit inside is automatically set to "output disable". $\overline{\text{INT}}$ is canceled with rise of toggle signal (\overline{T}) status.
CNTRST1	Write counter reset input	Used to rewrite data during write operation when \overline{CS} is "L".
CNTRST2	Read counter reset input	Used to undo data output halfway or to retry output when \overline{CS} is "L".
CAS1	Cascade input 1	Output when SOCLK falls after output of final bit of written data. When cascade connection is not used, be sure to connect this pin to VCC or GND.
CAS2	Cascade input 2	Up to 2 cascade connections are possible. Connect the CA2 pin of master IC to Vcc, and the CA2 pin of slave IC to GND. Refer to APPLICATION EXAMPLE for details.
NC	No Connection	Non-connected pin provided only for M66305AFP. This pin can be used for wiring.



BASIC TIMING DIAGRAM



* Circuit operates as shown in this timing chart in case one line length 5,120. If the line length is shorter than this, BF stays "H" status.

OPERATION FLOWCHART

During the first cycle of operation after reset, write operation is possible but read operation is impossible. Input toggle signal (\overline{T}) after the one-line data is written.

During the second and following cycles, the previous written data can be output or new data can be written in parallel. After one-line data is written and output is completed (\overline{INT} output), input toggle signal (\overline{T}).





M66305AP/AFP

TOGGLE LINE BUFFER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5 ~ +7.0	V
VI	Input voltage		-0.5 ~ Vcc + 0.5	V
Vo	Output voltage		-0.5 ~ Vcc + 0.5	V
Pd	Power dissipation	mounted	700	mW
Tstg	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATIONAL CONDITIONS (Ta = -10°C ~ 70°C unless otherwise noted)

Symbol	Deremeter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max. 5.5 Vcc	Unit
Vcc	Supply voltage		4.5	5.0	5.5	V
GND	Supply voltage			0.0		V
Vi	Input voltage		0.0		Vcc	V
Vo	Output voltage		0.0		Vcc	V
Topr	Operating ambient temperature		-10		70	°C

ELECTRICAL CHARACTERISTICS (Ta = -10° C ~ 70° C, Vcc = $5V\pm10\%$ and GND = 0V unless otherwise noted)

Symbol	Deremeter	Test senditions		11.2		
Symbol	Parameter	Test conditions	Min.	Тур.	Max. 2.4 0.53 130 110** +1.0	Unit
VT+	Positive threshold voltage				2.4	V
Vt-	Negative threshold voltage	All input	0.6			V
Vt+ - Vt-	Hysteresis width			0.4		V
Mart		IOH=-24mA	Vcc - 0.8	Vcc-0.35*		
VOH	"H" output voltage			Vcc-0.4**		V
Mai		IOL=+24mA		0.25*	0.53	
VT- VT+ - VT- VOH VOL ICC	"L" output voltage			0.30**		V
1				55*	130	
ICC	Quiescent supply current	VI=VCC or GND		45**	110**	mA
Ін	"H" input current	VI=5.5V			+1.0	μA
lı∟	"L" input current	VI=0V			-1.0	μA
Сі	Input capacitance				10	pF

The current flowing into the IC is positive current. *Ta=25°C **Ta=70°C



• • •			Limits			
Symbol	Parameter	Min.	Тур.	Max.	- Unit	
tw±(SIC)	Input clock pulse width (Note 2)	30			ns	
	Output deal and a middle (Mate O)	43*				
tw±(SOC)	Output clock pulse width (Note 2)	50			– ns	
tw(T)	Toggle signal input pulse width	150			ns	
tw(RES)	Reset input pulse width	100			ns	
tw(CR1)	Write counter reset input pulse width	100			ns	
tw(CR2)	Read counter reset input pulse width	100			ns	
tsu(SID-SIC)	Input data setup time before input clock	25			ns	
th(SIC-SID)	Input data hold time after input clock	0			ns	
tsu(ICE-SIC)	Input clock enable setup time before input clock	25			ns	
th(SIC-ICE)	Input clock enable hold time after input clock	0			ns	
tsu(CS-SIC)	Chip select setup time before input clock	150			ns	
th(SIC-CS)	Chip select hold time after input clock	100			ns	
tsu(OCE-SOC)	Output clock enable setup time before output clock	25			ns	
th(SOC-OCE)	Output clock enable hold time after output clock	0			ns	
tsu(CS-SOC)	Chip select setup time before output clock	150			ns	
th(SOC-CS)	Chip select hold time after output clock	100			ns	
tsu(CS - T)	Chip select setup time before toggle signal input	100			ns	
th(T-CS)	Chip select hold time after toggle signal input	100			ns	
th(SIC-T)	Toggle signal hold time after input clock	100			ns	
trec(T-SIC)	Input clock recovery time after toggle signal input	150			ns	
th(SOC-T)	Toggle signal hold time after output clock	100			ns	
trec(T-SOC)	Output clock recovery time after toggle signal input	150			ns	
$tsu(\overline{CS}-\overline{CR1})$	Chip select setup time before write counter reset	100			ns	
$th(\overline{CR1}-\overline{CS})$	Chip select hold time after write counter reset	100			ns	
$tsu(\overline{CS}-\overline{CR2})$	Chip select setup time before read counter reset	100			ns	
th(CR2-CS)	Chip select hold time after read counter reset	100			ns	
trec(R-SIC/SOC)	Input and output clock recovery time after reset	100			ns	
trec(CR1-SIC)	Input clock recovery time after write counter reset	150			ns	
trec(CR2-SOC)	Output clock recovery time after read counter reset	150			ns	

Note 2 To satisfy switching characteristic fmax = 10 MHz (frequency: 100ns), the condition shown below should be met: 100 ns \leq (tw+) + (tw-) *: Ta=25°C SWITCHING CHARACTERISTICS (Ta = -10° C ~ 70° C, Vcc = $5V\pm10\%$ and GND = 0V)

Cumb al	Devenueter	To at a smallting a		11.20		
Symbol	Parameter	Test conditions	Min.	Тур.	Max. 36 40 36 40 75 85 75 85 100 100 100 100 100 100 100	Unit
tc(SIC)	Input clock cycle time		100			ns
tc(SOC)	Output clock cycle time		100			ns
		CL=50pF			36	
PHL(SOC-SOD) PHL(SOC-SOD) PHL(SIC-BF) PHL(SOC-INT)	Dranagation time between input cleak and output date	CL=150pF			40	- ns
	Propagation time between input clock and output data	CL=50pF			36	- ns
tPHL(SOC-SOD)		CL=150pF			40	
	Propagation time between input clock and \overline{BF}	CL=50pF			75	ns
TPHL(SIC-BF)		CL=150pF			85	
		CL=50pF			75	
TPHL(SOC-INT)	Propagation time between output clock and INT	CL=150pF			36 40 36 40 75 85 75 85 100 100 100 100 100 100	ns
tPLH(T-BF)	Propagation time between toggle signal input and BF				100	ns
tplh(T-INT)	Propagation time between toggle signal input and INT				100	ns
tPLH(R-BF)	Propagation time between reset input and BF	0. 450-5			100	ns
tPLH(R-INT)	Propagation time between reset input and INT	CL=150pF			100	ns
tPHL(CR1-BF)	Propagation time between write counter reset and BF				100	ns
tPLH(CR2-INT)	Propagation time between read counter reset and INT				100	ns

AC test waveform ; Input pulse level: 0V ~ 3V Input pulse rise time: 6ns Input pulse fall time: 6ns

Test voltage ; Input voltage: 1.3V Output voltage: 1.3V



TIMING CHARTS













APPLICATION EXAMPLE



Note 5.

Output clock recovery time after toggle signal input [$tre(\overline{T}-SOC$):

- 1) When one line length is 5,125 bits (5,120 +5) or less, trec(T-SOC) is required to be 500 ns or more.
- 2) When one line length is 5,126 bits (5,120 +6) or more, trec(\overline{T} -SOC) is required to be 150 ns or more.

Note 6.

ICs used in this example connection: M66305A: 2pcs. M74HC32: 1pc.

