#### **OPERATION PANEL CONTROLLER**

#### DESCRIPTION

The M66271FP is a graphic display-only controller for displaying a high duty dot matrix type LCD which is used widely for PPC,FAX and multi-function telephones.

It is capable of controlling a monochrome STN LCD system of up to 320 x 240 dots.

The IC has a built-in 9600-byte VRAM as a display data memory.

All of the VRAM addresses are externally opened. Address mapping in the MPU memory space allows direct addressing of all display data from the MPU, thus providing efficient display data processing such as drawing.

The built-in arbiter circuit (cycle steal system) which gives priority to display access allows timing-free access from MPU to VRAM, preventing display screen distortion.

The IC provides interface with a 8-bit/16-bit MPU with a READY (WAIT) pin.

And this IC has a function for LCD module built-in system by lessening connect pins between MPU.

#### **FEATURES**

Displayable LCD

•Monochrome STN dot matrix type LCD of up to 76800 •Monochrome S in dot matrix type Lob of ap dots (equivalent to 320 × 240 dots) •Maximum display duty : 1/240 (set to 240 Line) : 1/255 (Max)

- Display memory
  - •Built-in 9600-byte(76800-bit)VRAM (equivalent to one screen of 320 × 240 dots LCD)
  - •All addresses of built-in VRAM are externally opened.

- Interface with MPU
  - •Capability of switching 8-bit type MPU/16-bit type MPU •With WAIT output pin (Accessing register from MPU without WAIT output. Accessing VRAM from MPU with WAIT output.) •Capability of controlling BHE or LWR/ HWR at the interface with a 16-bit MPU.
- Interface with LCD
  - •LCD display data are 4-bit parallel output
  - •4 kinds of control signals: CP,LP,FLM and M
- Display functions
  - Graphic display only (characters drawn graphically)
  - •Binary display only (without tone display function)
  - •Vertical scrolling is allowed within memory range (small size LCD only)
- Additional function for LCD module built-in system
  - •15 kinds of interface with MPU : A<4:1>,D<7:0>,IOCS,LWR,RD •Accessing VRAM from MPU through I/O register
  - •Capability of interfacing with 8-bit type MPU only
- ●5V single power supply
- ●80-pin QFP

#### APPLICATION

- •PPC/FAX operation panel,display/operation panel of other OA equipment
- Multi-function/public telephones
- •PDA/electronic notebook/information terminal
- •Other applications using LCD of 76800 dots or less



#### **OPERATION PANEL CONTROLLER**





## OPERATION PANEL CONTROLLER

ltem	Pin name	Input/ Output		Function	Number of pins
	D<15:0>	Input/ Output	MPU data bus Connect to MPU data bus. Selecting 8bit MPU by MPUSE	EL input, D<15:8> connect to VDD or Vss.	16
	A<13:0>	Input	16-bit MPU, use A<13:1> for the second secon	When selecting 8-bit MPU, use A<13:0>. And selecting he address bus with combining A<0> and BHE by the method efer to Figure-1). Use A<4:0> for selecting address of control register	. 14
	IOCS	Input	Chip select input of control reg When this pin is "L", select the	ister internal control register. Assign to I/O space of MPU.	1
	MCS	Input	Chip select input of VRAM When this pin is "L", select the	internal VRAM. Assign to memory space of MPU.	1
	HWR	Input		to the internal VRAM. $\overline{\text{HWR}}$ is valid only in using 16-bit MPU R and $\overline{\text{HWR}}$ . (Refer to Figure-1)	1
MPU	LWR	Input	Low-Write strobe input When this pin is "L", data write	e to the internal control register or VRAM. (Refer to Figure-1)	1
interface	RD	Input	Read strobe input When this pin is "L", data read	from the internal control register or VRAM.(Refer to Figure-1)	1
	MPUSEL	Input	8/16-bit MPU select input According to MPU, set "Vss" for	or 8bit MPU and set "VDD" for 16bit MPU.	1
	RESET	Input	Reset input Use reset signal of MPU.Wher	n this pin is "L", initialize all internal control register and counter.	1
	MPUCLK	Input	MPU clock Input of MPU clock.		1
	BHE	Input	1). Connect to "VDD" when us	S-bit MPU controlled byte access by A<0> and BHE (Refer to Figure- ing 8-bit MPU. tional function for the LCD Module built-in system.	1
	WAIT	Output	And return to "H" at synchroniz	PU. falling edge of overlapping with MCS and (RD or LWR or HWR). ring with the rising edge of MPUCLK after internal processing. ested access from MPU to VRAM during cycle steal access.)	1
	UD<3:0>	Output	Display data bus for LCD Transfer the LCD display data Mutually output upper/lower data		4
	СР	Output	Display data transfer clock Shift clock for the transfer of d Take the display data of UD<3	isplay data to LCD. b:0> to LCD at falling edge of CP.	1
LCD	LP	Output	LP output when finish the trans Latch of display data and the t	h pulse of display data for LCD and the transfer of scanning signal. sfer of display data of a line. ransfer of scanning signal at falling edge of LP.	1
interface	FLM	Output	First line marker signal Output the start pulse of scanr This signal is "H" active.the IC	ning line. for driving scanning line catch FLM at falling edge of LP.	1
	М	Output	LCD alternating signal output Signal for driving LCD by alter	nating current.	1
	LCDENB	Output		utput 0 " of mode register(R1) in control register. This signal can use supply, because LCDENB set to "L" byRESET.	1
Oscillator	OSC1	Input	Input pin for oscillator	Generate an internal clock.	1
Oscillator	OSC2	Output	Output pin for oscillator	For crystal oscillator or external clock signal.	1
	Vdd		Power supply.(source +5V)		7
Others	Vss		Ground		12
	N.C		No connection		10

**PIN DESCRIPTIONS** 

#### **OPERATION PANEL CONTROLLER**

#### OUTLINE

M66271FP is graphic display only controller for displaying a dot matrix type LCD. This IC has a built-in display data memory (VRAM) which is equivalent to  $320 \times 240$  dots LCD.

• Control register

When access the control register from MPU side, use  $\overline{IOCS}$ ,  $\overline{LWR}$ ,  $\overline{RD}$ , A<4:0> and D<7:0>. Refer to Table-1, when set control type inputs.

Control registers are R1 - R8 for the normal mode function and R9 - R11 for the exclusive register for the LCD module built-in system.

• VRAM

When access VRAM from MPU side, use  $\overline{MCS}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{RD}$ ,  $\overline{BHE}$ , A<13:0> and D<15:0>. And enable to correspond to both 8-bit and 16-bit MPU by using MPUSEL input. Refer to Figure-1 and Table-2 – 6 for a form of VRAM and input setting for 8/16-bit MPU.

Cycle steal system

Cycle steal is interact method of transferring display data for LCD from VRAM and accessing VRAM from MPU on the basic cycle of OSC.

Basic timing is two clocks of OSC,and assign first clock to the access from MPU to VRAM and second clock to the transfer of display data from VRAM to LCD.

#### Difference in VRAM between 8-bit and 16-bit MPU

(1) When accessing built-in VRAM by 8-bit MPU (MPUSEL="L", BHE="H", HWR="H" :set) A<13:0> A<13:0> MCS CEC VRAM LWR WEC 9600byte D<7:0> DI<7:0> DO<7:0> RD (2) When accessing built-in VRAM by 16-bit MPU (2-1) In case MPU use A<0> and BHE for byte access (2-2) In case MPU use  $\overline{LWR}$  and  $\overline{HWR}$  for byte access (MPUSEL="H", HWR="H":set) (MPUSEL="H", BHE="H", A<0>="H":set) A<13:1> A<13.1> A<13:1> A<13:1> A<0> A<0> VRAM VRAM MCS MCS CEC CEC 4800byte 4800byte LWR LWR WEC WEC (Lower byte) (Lower byte) D<7:0> D<7:0> DI<7:0> DI<7:0> DO<7.0> DO < 7.0 >A<13:1> A<13:1> BHE A<0> VRAM VRAM CEC CEC 4800byte 4800byte WEC HWR WEC (Upper byte) (Upper byte) D<15:8> D<15:8> DI<15:8> DI<15:8> DO<15:8> DO<15:8: RD RD Figure-1 Difference in VRAM between 8-bit and 16-bit MPU

In accessing VRAM from MPU,output WAIT. Change WAIT to "L" at the timing of the falling edge of overlapping with MCS and (RD or LWR/HWR). And return to "H" at synchronizing with rising edge of MPUCLK after internal processing.

Cycle steal system can transfer data with more efficient. This function access with the cycle steal method as taking  $\overline{WAIT}$  for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD. On other side, don't output  $\overline{WAIT}$  for keeping throughput of MPU during horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

Refer to the following description of cycle steal.

• Output to LCD side

LCD display data UD<3:0> output synchronized with the rising edge of CP output per 4bits.

LP output synchronized with the falling edge of OSC when finish the transfer of display data for a line.

Enable to adjust the fittest value of the frame frequency requested by the LCD PANEL side with adjusting pulse width by LPW register.

FLM output, when finish the transfer of display data of 1st line.

M output is the LCD alternating signal which is signal for driving LCD by alternating current.

M-cycle enable to set variably by M-cycle variable register in line unit, and enable to utilize for preventting LCD from being inferior.

### **OPERATION PANEL CONTROLLER**

#### Combination of control input pins for MPU interface

Table-1 - 6 show conditions of input setting when access the control register and VRAM from MPU

(1) Access control register (Use address=A<4:0>,Data=D<7:0>)

Table-1	IOCS	LWR	RD	Operation
	L	L	Н	Write to control register
	L	Н	L	Read from control register
	Н	Х	Х	Invalid

(2) Writing to VRAM

(2-1) When use 8-bit MPU (MPUSEL="L", BHE=HWR="H":set)

Table-2	MPU SEL	MCS	BHE	A<0>	HWR	LWR	Odd address	Even address	Valid data bus width of MPU
	L	L	Н	L	Н	L	Invalid	Write	8-bit
				Н			Write	Invalid	0-010
				X		Н	Invalid	Invalid	
		Н		Х		Х	irivallu	irivallu	

(2-2) When use 16-bit MPU (In MPU controls byte access with A<0> and BHE. MPUSEL=HWR="H":set)

Table-3	MPU SEL	MCS	BHE	A<0>	HWR	LWR	Upper byte	Lower byte	Valid data bus width of MPU	
	Н	L	L	L	Н	L	Write	Write	16-bit	
						Н	Invalid	Invalid		
						L	Write	Invalid	Upper 8-bit	
				Н		Н	Invalid	Invalid		
						L	Invalid	Write	Lower 8-bit	
			н	L L		Н	Invalid	Invalid		
			''	н		L	Invalid	Write	Lower 8-bit	Even if A<0>="H", enable to write
						Н	Invalid	Invalid		chable to write
		Н	Х	Х		Х	Invaliu	Invaliu		

(2-3) When use 16-bit MPU (In MPU controls byte access with LWR and HWR. MPUSEL=BHE=A<0>="H":set)

Table-4	MPU SEL	MCS	BHE	A<0>	HWR	LWR	Upper byte	Lower byte	Valid data bus width of MPU
	Н	L	Н	Н	L	L	Write	Write	16-bit
						Н	Write	Invalid	Upper 8-bit
					Н	L	Invalid	Write	Lower 8-bit
						Н	Invalid	Invalid	
		Н			Х	Х	irivallu	irivallu	

(3) Reading from VRAM

(3-1) When use 8-bit MPU (MPUSEL="L", BHE="H":set)

Table-5	MPU SEL	MCS	BHE	A<0>	RD	Odd address	Even address	Valid data bus width of MPU
	L	L	Н	L	L	Invalid	Read	8-bit
				Н		Read	Invalid	0-DIL
				Х	Н	Invalid	Invalid	
		Н			Х	Invaliu	Invaliu	

(3-2) When use 16-bit MPU (MPUSEL="H":set)

Table-6	MPU SEL	MCS	BHE	A<0>	RD	Upper byte	Lower byte	Valid data bus width of MPU
	Н	L	X	X	L	Read	Read	16-bit
					Н	Invalid	Invalid	
		Н			Х	Invaliu	Invaliu	

Note:Avoid setting combination except above, as cause of error action :X="L" or "H"

## OPERATION PANEL CONTROLLER

### Description of cycle steal

#### BASIC TIMING

Basic timing of M66271FP is two clocks of OSC (internal clock after dividing OSC1 input). Assign first clock to accessing from MPU to VRAM and second clock to transferring of display data from VRAM to LCD





#### Operation cycle of MPU access(during WAIT output) Writing or Reading operation for VRAM during cycle steal needs 1 cycle in best case or 3 cycles in worst case,

according to the condition of the internal cycle steal at staring access requested from MPU.



Figure-3 Operation cycle of MPU access

#### Function of cycle steal control

M66271FP has a function for processing data of a line with more efficient. This function access with the cycle steal method as taking WAIT for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD.

MPU during the horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side. But certainly set a term of accessing with the cycle steal

But certainly set a term of accessing with the cycle steal method by CSW register, for controlling an error action near the end of horizontal synchronous term.







#### MITSUBISHI < DIGITAL ASSP>

## M66271FP

#### **OPERATION PANEL CONTROLLER**



Handling of oscillator pin



## OPERATION PANEL CONTROLLER

### **Control register**

M66271FP has 9 kinds of control register. To set mode from MPU to control register,use  $\overline{\text{IOCS}}$ ,  $\overline{\text{LWR}}$ , $\overline{\text{RD}}$ ,A<4:0> and D<7:0>.

### (1) Kind of control register

									Cont	roi re	giste	er la	ole			
к	ind of register		Adc	dres	s					Data	а				Functions of register	R/W
No.	Name	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		R/W
R1	Mode register	0	0	0	0	0	CSES	RESET	-	oscc		DISP	REV	LCDE	D6 – D0 set the basic mode. D7 is the status register of cycle steal state.	R/W D7=Only "R"
R2	Horizontal display character number register	0	0	0	1	0			-	- CR				-	Set the number of horizontal display characters per line.	W
R3	Horizontal synchronous pulse width register	0	0	1	0	0	-			- LPV	V —				Set the pulse width of LP per line.	W
R4	Cycle steal enable width register	0	0	1	1	0	•			- CSI	w —				Set the term of cycle steal enable access during horizontal synchronous term.	W
R5	Vertical line number register	0	1	0	0	0	-			- SLT	Γ —			-	Set the number of display line of vertical direction.	W
R6	Display start	0	1	0	1	0	-			- SAI					Set the display start address of VRAM. Set lower 8-bit to SAL and upper 6-bit to	R/W
R7	address register	0	1	1	0	0			-	- SAł	4 —				SAH. Max=257FH	10,00
R8	M cycle variable register	0	1	1	1	0	•			- MT					Set the cycle of LCD alternating signal from M .	w
R9	Data port register	1	0	0	0	0	•			- DP				•	Data port register for accessing VRAM through the register.	R/W
R10	VRAM address	1	0	0	1	0	-			- IDX	íL —			-	Set the address for accessing VRAM. Set lower 8-bit to IDXL and upper 6-bit to IDXH. Max=257FH	R/W
R11	index register	1	0	1	0	0			-	- IDX	Ή —				And automatically increase in continuous address .	

Control register Table

Note:Data port register(DP) and VRAM address index register(IDXL,IDXH) are exclusive register,when using this IC for the LCD module built-in system.

When RESET, each register is initialize the setting which is assumed LCD size of 320×240 dots.

Then, even if each register has not setting, output the signal to LCD side , it is possible to be alternation of LCD.

### OPERATION PANEL CONTROLLER

#### (2) Description of register

### (2-1) Mode register [R1]

Address	R/W	Function	Rese
		D7       CSES         0       No wait access         1       Cycle steal access	0
		D6       RESET       •Software reset.         0       Reset OFF       •Surely return to reset off after reset on.         1       Reset ON	0
00000	R/W D7= Only "R"	OSCCDivision of OSC1D5D4D3001001001011/2Division0011010101010101001/16Division1001/16Division	000
		D2       DISP         0       Display OFF         1       Display ON    •Control the displaying ON/OFF of LCD. •When reset,DISP=0,set display OFF. •REV(D1) set "1", and when DISP= "0" display data UD<3:0> output "1" in reversal mode.	0
		D1       REV       •Control normal/reversal of LCD display.         0       Normal display       •When reset,REV=0,set normal display .         1       Reversal display	0
		D0       LCDE         0       LCDENB="0"output         1       LCDENB="1"output         * CDENB="1"output       • Set the output data from LCDENB output "0"(Vss potential).         • This function is prepared for controlling the voltage of LCD.         When the power supply is ON after finish each register setting ,LCDE="1",supply voltage of LCD. Conversely for setting power supply OFF,first LCDE="0",the voltage of LCD is OFF. Therefore enable to prevent LCD from being unusual voltage as DC.         This function use for satisfy the need of LCD.	0

#### (2-2) Horizontal display characters number register [R2]

Address	R/W									Function			Reset
					С	R				Character	Display dot		
		D7	D6	D5	D4	D3	D2	D1	D0	number	number		
		/	/	0	0	0	0	0	0				
		/		0	0	0	0	0	1	1	8		
00010	W			0	0	0	0	1	0	2	16		28н
						١	/			···· <b>y</b>	¥		
		/	/	1	1	1	1	1	1	63	504		
									ers per 20 dots		e extent of max=5	04 dots(=63 characters)	

Note: Definition of the number of display characters

The number of display characters means data which is corresponding with 1 byte of VRAM.

In case of binary, 1 bit of VRAM corresponds to 1 dot of display, then 1 character means 8 dots of display.

## OPERATION PANEL CONTROLLER

Address	R/W									Function		Reset
					LF	W				Character	]	
		D7	D6	D5	D4	D3	D2	D1	D0	number		
		0	0	0	0	0	0	0	0	_		
		0	0	0	0	0	0	0	1	1		
		0	0	0	0	0	0	1	0	2		
00100	w				١	1				Ý		01н
		1	1	1	1	1	1	1	1	255		
		Horizo Adjusti	ntal sy ing this e actu	nchro s pulse al LP d	nous p e width output	oulse o n is po pulse	output ssible is (LP	from I to set W set	_P out frame	put pin,and use f frequency the fit	red per line in character unit. or changing serial/parallel of displaying data. test value. nsideration of timing with CP output.	

### (2-3) Horizontal synchronous pulse width register [R3]

#### (2-4) Cycle steal enable width register [R4]

Address	R/W	Function	
		CSW Character	
		D7 D6 D5 D4 D3 D2 D1 D0 <sup>number</sup>	
		0 0 0 0 0 0 0 0	
00110	w		
		<ul> <li>During the horizontal synchronous term, set term of access by cycle steal method in character number unit. Setting value of CSW sets below LPW value.</li> <li>When reset,CSW= "00н".</li> <li>Note: Be careful with first and second byte of display data UD&lt;3:0&gt; output indefinite data when setting value of CSW is still reset (00н). Surely CSW set over 01н. (When select 8-bit MPU,1 byte is indefinite.</li> </ul>	
		When 16-bit and SAL:D<0>=0, 2 byte are indefinite. When 16-bit and SAL:D<0>=1, 1 byte is indefinite.)	

#### (2-5) Vertical line number register [R5]

## OPERATION PANEL CONTROLLER

Address	R/W		Function     Re							Reset										
01010 SAL		D7	D6	D5 0 0 0	SA D4 0 0 0	AH D3 0 0 0 0	D2 0 0 0	D1 0 0 0	D0 0 0 0	D7 0 0 0	D6 0 0	D5 0 0 0	S/ D4 0 0 0	AL D3 0 0 0	D2 0 0 0	D1 0 0 1	D0 0 1 0	Display start address 0000H 0001H 0002H ¥ 257FH		
01100 SAH	-R/W	• It • D • V • D • D • V • V • E II	t is pos Don't so Vhen r Display surely s Vhen s Vhen s Even if n case	et over reset,S r start a set SA select 8 select1 select select e the di	o set c 2580i AL and addres H after 3-bit M 6-bit M 6-bit N ing 16 splay i	display d SAH s is es SAL. PU,sta IPU,sta IPU,sta reading	r start = "000 stablisi art ado art ado art ado 2U,ena g data	addre )0H" ned by Iress dress able to from	y the v set in set in set o VRAM	the ext writing SAL <i SAL &lt; lisplay A start Refer to</i 	data to D7 – D D7 – I start a at D<1	0 SAH 00> + \$ 01> + 1ddres 15:12>	regist SAH < SAH • s in ch	er. Ev D5 – I <d5 –<br="">naracte</d5>	en if o D0>. D0>. er unit.		ange S	SAL,		0000н

## (2-6) Display start address register [R6,R7]

### (2-7) M cycle variable register [R8]

Address	R/W		Function					Reset		
01110	w	When res	et,MT=	D4 0 0 1 И. In с	toggle	M sig	nal at	every	Cycle of M Toggle change at every 1 frame. Toggle change at every 1 line(1LP). Toggle change at every 2 lines. V Toggle change at every 255 lines. t reversal(toggle) at every 1 line (at every 1 count of LP). 1 frame. for user's LCD.	00н

### (2-8) Data port register [R9]

Address	R/W	Function	Reset			
		DP         Data port (8bit)           D7         D6         D5         D4         D3         D2         D1         D0	ХХн			
10000	R/W	<ul> <li>Exclusive data port register for the LCD module built-in system.</li> <li>Reading or writing 8bit data between MPU and VRAM through this register.</li> <li>VRAM address index register (IDXL,IDXH) is increased of +1,when finished access to DP.</li> <li>Output indefinite data when reset.</li> </ul>				

### OPERATION PANEL CONTROLLER



#### (2-9) VRAM address index register [R10,R11]

#### Description of LCD display

Relation between setting of control register and LCD displaying



Figure-6 Relation between setting of control register and LCD displaying

## OPERATION PANEL CONTROLLER



Relation between address of VRAM and LCD display

Figure-7 Relation between address of VRAM and LCD display

Relation between VRAM data ,LCD display and display start address register



### MITSUBISHI < DIGITAL ASSP>

M66271FP

## OPERATION PANEL CONTROLLER



## OPERATION PANEL CONTROLLER

## ABSOLUTE MAXIMUM RATINGS (Ta=0 - +70°C unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 - +6.5	V
Vi	Input voltage		-0.3 - Vdd+0.3	V
Vo	Output voltage		-0.3 - Vdd+0.3	V
lo	Output current		±10	mA
Pd	Power dissipation		600	mW
Tstg	Storage temperature		-55 - +150	°C

## **RECOMMENDED OPERATING CONDITIONS (Ta=0 – +70°C unless otherwise noted)**

Cumb al	Demonster	Conditions			11.21		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Vdd	Supply voltage		4.5	5.0	5.5	V	
Vss	Supply voltage			0		V	
Vi	Input voltage		0		VDD	V	
Vo	Output voltage		0		VDD	V	
Topr	Operating temperature		0	+25	+70	°C	

### ELECTRICAL CHARACTERISTICS (VDD=5V±10%, Ta=0 - +70°C unless otherwise noted)

	Deremeter	Con	ditions		Unit			
Symbol	Parameter		Cond	JIIIONS	Min.	Тур.	Max.	
Vін	High-level input voltage	All inputs except for	VDD=5.5V		2.2			V
VIL	Low-level input voltage	OSC1,RESET and MPUSEL	VDD=4.5V				0.8	V
Vін	High-level input voltage		VDD=5.5V		3.5			V
VIL	Low-level input voltage	OSC1	VDD=4.5V				1.0	V
VT +	Positive-going threshold voltage	MPUSEL,	VDD=5.0V		2.3		3.7	V
Vt –	Negative-going threshold voltage	RESET	VDD=5.0V		1.25		2.3	V
Vон	High-level output voltage	All outputs except for		Іон=–4mА	4.1			V
Vol	Low-level output voltage	OSC2 and outputs of D<15:0>	VDD=4.5V	IoL= 4mA			0.4	V
Vон	High-level output voltage			Іон=-50uA	4.1			V
Vol	Low-level output voltage	OSC2	VDD=4.5V	IoL= 50uA			0.4	V
Ін	High-level input current		VDD=5.5V,	Vi=Vdd			10	μA
lı∟	Low-level input current		VDD=5.5V,	VI=Vss			-10	μA
lozн	Off-state high-level output current		Vdd=5.5V,	Vo=Vdd			10	μA
Iozl	Off-state low-level output current	D<15:0>	VDD=5.5V,Vo=Vss				-10	μA
IDD(A)	Operating supply current (Average)		VDD=5.5V,VI=VDD or VSS fosc=10MHz,Output=open				40	mA
IDD(S)	Stand-by supply current		VDD=5.5V, IOCS,MCS=VDD Other's VI=VDD or VSS (valid)				500	μΑ

## **OPERATION PANEL CONTROLLER**

Symbol	Parameter	Test		Limits		Unit
Symbol	Parameter	condition	Min.	Тур.	Max.	Unit
ta(IOCS-D) ta(MCS-D) ta(RD-D)	IOCS data access time MCS data access time RD data access time				70	ns
tdis(IOCS-D) tdis(MCS-D) tdis(RD-D)	Output disable time after IOCS Output disable time after MCS Output disable time after RD				20	ns
tpHL(MCS-WAIT) tpHL(WR-WAIT) tpHL(RD-WAIT)	WAIT output propagation time after MCS WAIT output propagation time after WR WAIT output propagation time after RD				40	ns
tpLH(CLK-WAIT)	WAIT output propagation time after MPUCLK				20	ns
tpd(OSC-CP)	CP output propagation time after OSC	CL=50pF			40	ns
tpLH(OSC-LP) tpHL(OSC-LP)	LP output propagation time after OSC	-			40	ns
ta(UD)	UD access time				40	ns
tpLH(OSC-FLM) tpHL(OSC-FLM)	FLM output propagation time after OSC				40	ns
tpd(OSC-M)	M output propagation time after OSC				40	ns
tpLH(OSC-LE) tpHL(OSC-LE)	LCDENB output propagation time after OSC	1			40	ns
tpd(D-WAIT)	Data definite time before cancelling WAIT		0			ns

### SWITCHING CHARACTERISTICS (VDD=5V±10%, Ta=0 - +70°C)

# TIMING REQUIREMENTS (VDD=5V±10%, Ta=0 - +70°C) (1) Accessing to control register

Symbol	Parameter	Test			Unit	
Symbol	Falametei	condition	Min.	Тур.	Max.	Unit
tW(IOCS) tW(LWR)	IOCS pulse width LWR pulse width		70			ns
tsu(D-IOCS) tsu(D-LWR)	Data set up time before falling edge of IOCS Data set up time before falling edge of LWR		0			ns
th(IOCS-D) th(LWR-D)	Data hold time after rising edge of IOCS Data hold time after rising edge of LWR		15			ns
tsu(A-IOCS) tsu(A-LWR) tsu(A-RD)	Address set up time before falling edge of IOCS Address set up time before falling edge of LWR Address set up time before falling edge of RD		15			ns
th(IOCS-A) th(LWR-A) th(RD-A)	Address hold time after rising edge of IOCS Address hold time after rising edge of LWR Address hold time after rising edge of RD		15			ns

#### (2) Accessing to VRAM

Symbol	Parameter	Test		Unit		
Symbol	Falameter	condition	Min.	Тур.	Max.	Unit
tW(MCS) tW(WR)	MCS pulse width WR pulse width		70			ns
tsu(D-MCS) tsu(D-WR)	Data set up time before falling edge of MCS Data set up time before falling edge of WR		0			ns
th(MCS-D) th(WR-D)	Data hold time after rising edge of MCS Data hold time after rising edge of WR		15			ns
tsu(A-MCS) tsu(A-WR) tsu(A-RD)	Address set up time before falling edge of MCS Address set up time before falling edge of WR Address set up time before falling edge of RD		15			ns
th(MCS-A) th(WR-A) th(RD-A)	Address hold time after rising edge of MCS Address hold time after rising edge of WR Address hold time after rising edge of RD		15			ns

#### **OPERATION PANEL CONTROLLER**

Symbol	Parameter	Test condition			Unit	
Symbol	Falalletei		MIn.	Тур.	Max.	Unit
tC(CLK)	MPUCLK cycle time		50			ns
tWH(CLK)	MPUCLK "H" pulse width			tC(CLK)		ns
twl(CLK)	MPUCLK "L" pulse width			2		115
tC(OSC)	OSC cycle time		50(note)			ns
twH(OSC)	OSC "H" pulse width			tc(osc)		ns
twL(OSC)	OSC "L" pulse width			2		115
tC(CP)	CP cycle time			<u>tC(OSC)</u> (1/n)		ns
twh(CP)	CP "H" pulse width			tC(OSC)		
tWL(CP)	CP "L" pulse width			2•(1/n)		ns
tW(FLM)	FLM pulse width			2•tc(osc)•LPW (1/n)		ns

(3) Clock and accessing to LCD display

Note: Clock frequency of OSC1 input is less than fmax=20MHz. Limit of OSC clock for the internal operation is fmax=10MHz. When OSC1 is more than 10MHz from external input, set OSC clock up to 10MHz by using division of OSCC register. Division is set with rising edge of OSC1 input. 1/n =Division of OSC1 LPW=Setting value of LPW register

#### **Test circuit**



Parameter	SW1	SW2		
tdis(LZ)	Closed	Open		
tdis(HZ)	Open	Closed		
ta(zL)	Closed	Open		
ta(ZH)	Open	Closed		

(1) Input pulse level : 0 – 3V Input pulse rise/fall time : tr,tf=3ns Input decision voltage : 1.5V Output decision voltage : VDD/2 (However,tdis(LZ) is 10% of output amplitude and tdis (HZ) is 90% of that for dezision.)

(2) Load capacity CL include float capacity of connection and input capacity of probe.

OPERATION PANEL CONTROLLER

### TIMING DIAGRAM

(1) Write to control register (  $\overline{\text{RD}}$  = "H" )

Without WAIT



(2) Read from control register (UWR = "H")



Note 1: Writing/Reading operation for the control register is performed during overlapping IOCS and (LWR or RD). Limits of IOCS,LWR and RD are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

## OPERATION PANEL CONTROLLER



(4) Read from VRAM ( $\overline{LWR}$ , $\overline{HWR}$  = "H")

Term of non cycle steal access



Note 2: Writing/Reading operation for VRAM during non cycle steal access is performed during overlapping MCS and [LWR(+HWR) or RD].

Limits of MCS,LWR(+HWR) and RD are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

## OPERATION PANEL CONTROLLER



5: Always once return MCS, LWR (+HWR) or RD to "H" after canceling WAIT output. In case of latching "L", as don't output next WAIT, this is cause of error action.

### **OPERATION PANEL CONTROLLER**



(7) Interface timing with LCD (OSCC = 1 division : set)

<7-2> LCD control signal



Note 6: Output signal to LCD side is syncronized with OSC clock for internal operation. When division is set to 1/2 - 1/16 by OSCC register, switching characteristics is defined by rising edge of OSC1.