


C-MOS 2 K (256 × 8)-BIT DUAL PORT STATIC RAM

—TOP VIEW—



A PORT**INPUT**

A0A - A7A : ADDRESS
 $\overline{\text{OSA}}$: CHIP SELECT
 $\overline{\text{OEA}}$: OUTPUT ENABLE
 $\overline{\text{WEA}}$: WRITE ENABLE

OUTPUT

$\overline{\text{NOT READY A}}$: NOT READY A

INPUT/OUTPUT

0A - 7A : DATA

B PORT**INPUT**

B0B - B7B : ADDRESS
 $\overline{\text{OSB}}$: CHIP SELECT
 $\overline{\text{OEB}}$: OUTPUT ENABLE
 $\overline{\text{WEB}}$: WRITE ENABLE

OUTPUT

$\overline{\text{NOT READY B}}$: NOT READY B

INPUT/OUTPUT

0B - 7B : DATA

