QM-CODER

SPECIFICATION OF INTEGRATED CIRCUIT

1. TYPE NO.	M65761FP
2. FUNCTION	
2.1 CIRCUIT FUNCTION	QM-Coder
2.2 BLOCK DIAGRAM	see the third page
3. APPLICATION	FAX, PPC etc
4. OUTLINE	100 Pin Plastic Molded Quad Flat Package (Fine Pitch)
4.1 PACKAGE	[100P6S-A]
4.2 OUTLINE DRAWING	G465181
5. CIRCUIT DIAGRAM	
DRAWING	
6. PIN DIAGRAM	see the next page (2page)
7. OTHER SPECIFICATIONS	see cover page of specification





Х

X X

x | x

Fig. 9. 1 Template (X, A)

(Top: 3line, Bottom: 2line)

 $X \mid X \mid X$

X X X X

X X

X X

?

XXA

?

QM-CODER

А

9. CODING SPECIFICATION

- (1) Coding Algorithm
 - QM-Coder
 - (JBIG Standard Arithmetic Coding System)
- (2) Context
- (i) Built-in Context Mode
- a) Template Model
 - 2 or 3 line 10 pixel template (See Fig9. 1)
 - (This agrees with the template used with the minimum resolution of JBIG)

NOTE: The coding efficiency of the 3-line template is better than that of the 2-line template by several %.

- b) Adaptive Template (AT)
 - It is possible to move up to 127pixcels on the coding line.
 - (The position of ATgiven instruction by the MPU)
 - Note: It is possible to improve the coding effeciency against the dither image by the use of AT.
 - It is posible to change the position of AT line by line in the middle of coding and decoding.
 - Note: It is not possible to change the template at the time when change the position of the AT pixels.
- (ii) Extenal Context Mode
 - It is possible to input any context up to 12 bits.

(It is possible to interface with JBIG Progressive Coding and the Arithmatic Coding of JPEG Option Function)

(3) Typical Prediction

• Agreement with the Typical Prediction of the lowest resolution of JBIG.

The pseudo-pixcel (SLNTP) is geneated by the symbol LNTPwhich shows whether the coding/decoding process agree with the directly before line. If they agree, the line is not coding/decoding.

This makes it possible to shorten the time of process and rejection of the code data.

SLNTPy =! (LNTPy (+) LNTPy-1) (y:line number, LNTPy=1; LNTPy-1=1)

(4) Deterministic Prediction

• This LSI is not equipped with the Typical Prediction. However, the DP function is realized when the DP pixels are identified and eliminated by the external circuits during the external context mode.

(5) Coding Data Format

• The Stripe Data Entity (SDE)

(=Stripe coded data with byte stuffing (PSCD) + end marker (SDNORM/ SDRST)) Coding/decoding of one stripe portion os perfformed.In case of the multi-striped (construct the multi stripes) stripes are activated one at a time.

- (6) Marker Code
- The SDE end marker is supported.(SDNORM=02h, SDRST=03h, ABORT=04h) (During coding the marker code previously set in the register is outputted.During decoding ,the marker code detected by requesting an interrupt to MPU when the marker is detected is read out od register.)
- (7) Rough Estimate of Coding and Decoding Time(T1:M65761FP as a whole,T2;Processing Time of the arithmetic coding section alone)
 - The total number of clocks needed for coding and decoding 1 page (stripe)is calculates roughly using the following equations.

T1≒ (p * Lp) + (9/8 * C) + (α * Lp) - S * ((1 - β) * p * Ltp - Lp) [clock]	p : Number of pixcels/line β : about β : about β : Number of lines/page	out (
T2≒ (p * Lp) + (9/8 * C) - S * ((p * Ltp) - Lp)) [clock]	Ltp : Number of TP line /page C : Number of coded data bits/page S= 1: TP exists 0: No TP α : abo	out



0.3

10

10. FUNCTIONAL DESCRIPTION OF PINS

Classification		Pin name	I/O	BUF	Function
Host E	Bus I/F	RESET CS A0-3 BHE WR RD D0-15 DMARQ DMAAK INTR BUS16	0 - 0 -	S S S 2 US 2 U	H/W reset signal Chip select signal Internal register address select signal High-order(D8-15)access signal Write strobe signal Read strobe signal I/O data signal (D0-7 used on 8-bit bus) Code data DMA request signal Code data DMA acknowledge signal Interrupt request signal 8-bit bus (D0-7)and 16-bit bus(D0-15)function select bus.
Image data	Parallel	PD0-31 PDRQ PDAK PDRD PDWR	10 0 1 1	U2 2 US US US	Parallel image I/O bus (PD0-15 used on 16-bit bus) Image data DMA request signal Image data DMA acknowledge signal Image data read strobe signal Image data write strobe signal
I/F	Serial	PRDY PTIM PXCK PXCKO SVID RVID	0 0 0	2 US US 4 U 2	Image data 1-line I/O start ready signal Image data 1-line transfer section signal Image data transfer clock signal Image data transfer sync clock signal Image data input signal Image data output signal
Conte	ext I/F	CX0-11 PEUPE SPIX RPIX XCLK XWAIT XRDY XTIM	0 0 - 0 -	U U 2 4 US 2 US	Context input (CX0 can be fed back inside LSI)(=PD0-11)PE RAM update enable (learning function ON/OFF)(=PD15)Coded image data input signal(=SVID)Decoded image data output signal(=RVID)Context data transfer clock signal(=RVID)Context data transfer wait signal(=PRDY)Context data 1-stripe I/O start ready signal(=PRDY)Context data 1-stripe transfer section signal(=PTIM)
Others		MCLK TEST0-1 Vcc/GND	 -	DS -	Master clock input signal Test signal (should be connected to GND when normally used). Power supply (+5V)/ground

Notes:Most of the context I/F signals are used in conjunction with the image data I/F signals.

* The input buffers of the input terminals (I and IO) are at TTL level. Options are as follows.

(U:with pull-up resistors,D:with pull-down resistors,S:Schmitt trigger)

* Numbers (2,4,8) of the BUF column of the output terminals (O and IO) indicate current value. (one of 2,4,or 8mA)

11. REGISTER CONFIGURATION 11. 1 List of registers

Address	Register Name	R/W	Description
0	System setting	R/W	 LSI H/W reset Coding/decoding/image data through mode selection Context selection(internal context/external context) Byte swap ON/OFF of coded/image data on host bus Bit swap ON/OFF of coded/image data on host bus Image data I/O I/F(parallel I/F,serial I/F) Image data bus bit width selection(32bits/16bits)
1	Parameter setting	R/W	 Template selection (2-line/3-line template) Setting of AT pixel position (up to 127)(IF O is set,AT becomes non-existent (default position)) Latch input/through input selection in external context input mode
2	Command	W	 Context table RAM initialization command Coding (decoding,through) start/end command Start/stop command for R/W of context table RAM Selection of temporary stop and terminating end
2	Status	R	 Processing status (in process/end of processing) Coded data read/write ready (ready/busy) Marker code detection (SDNORM,SDRST,ABORT,others) Interrupt request status SC counter over flow Processing mode (stop temporary/terminating end)
3	Interrupt enable setting	R/W	 Interrupt enable setting correspondence to each of bits positions of status register
4,5	Pixel count setting	R/W	 Setting the number of pixels on one line (in multiples of 16or32,up to 10240 pixels)
6,7	Line count setting	R/W	Setting the number of lines to be coded/decoded(up to 65535 lines)
8,9	Processed line count	R	Setting the number of coded/decoded lines (up to 65535 lines)
A,B	Data write buffer	W	 Buffer for writing coded data/image data/context table RAM data from MPU into LSI (DMA transferable)(RAM address is automatically incremented each time data is written.)
A,B	Data read buffer	R	 Buffer for reading coded data/image data/context table RAM data from LSI into MPU (DMA transferable)(RAM address is automatically incremented each time data is read).
С	Marker code setting	W	Setting a terminal marker code in coding (SDNORM/SDRST)
С	Marker code read	R	Reading a marker code in decoding (SDNORM,SDRST,ABORT,others)
D	Scaling	R/W	 Reduction in coding (1/2 reduction in horizontal and vertical directions, horizontal OR processing) Magnification during decoding (× 2 lengthwise and width) Select throwing away the leading 1byte of the coded data read when decoding Selecting the typical prediction Selection of prohibiting line memory initialization

Notes:When the 8bit bus is used for the data read/write buffer, use Address A only.

Incase of the 16-bit buffer, only the word access is possible.

(The byte access is not possible).

11. 2 Desc	ription of R	egisters					
(1) System Se	et Up Register (V	V/R) (address : 0)				d7(MSB)	d0
d0(HR)	: H/W reset (0)	Active, 1:Reset s	tate)		SYS_REC		CX MOD HR
	To make a H/	W reset ,set this I	bit to 1 then t	o 0.			
	Reset initializ	es the entire LSI i	including the	group of registe	er and Line Mer	nory. However, the contex	t table RAM is not
	initialized.		-				
d1-2(MOD)) :This sets up th	ne operating mode	es.				
	(d2=0,d1=0:c	oding, d2=1,d1=0	iage data th	rough (lage dat	a I/F→Host I/F)		
	•	•	•	• • •	,		
d3(CX)		-	-	• •	0	<i></i>	
	NOTE:The in	ternal context sho	ould be select	ed when the im	age data throug	gh mode is used.	
	When	initializing or proc	cessing R/W	of the Context t	able RAM and	coding /decoding,	
	This bi	t must be set the	same.(Becau	use RAM config	ration changes	depending on internal/exte	ernal modes.)
d4(BS)	:Select data bit	swap of the host	bus. (0:MSB	(d7)first, 1:LSB	(d0)first)		
d5(BX)	:Select data by	te swap of the hos	st bus.(0:Low	er byte(A)first,	1:Upper byte(B)first)	
	NOTE:BX is v	alid only when th	e host bus is	16 bits.(BUS16	S=HIGH)		
Table 11. 2 Th	ne coed data an	d image data line.	-up on the Ho	ost bus			
Bus width	Swan	Upper add	ress(B)	Lower a	ddress(A)	1	
			. ,		()	b0 is the first coded da	ita on the time
						series/the left-hand sid	le image data on the
1	0 1	b15 • • •	• • b8	b7 • • •	• • • b0	screen.	-
16bit	1 0	b0 • • •	• • • b7	b8 • • •	• • • b15	b15 is the last coded d	ata on the time
	1 1	b7 • • •	• • • b0	b15•••	• • • b8	series/the right-hand i	mage data on the
0	- 0	-		b0 • • •	• • • b7	screen.	
8bit	- 1	-		b7 • • •	• • • • b0		
d6(PI) :S	Selects the imag	e data I/O I/F (0:8	Serial /F, 1:Pa	arallell/F)			
d7(PB) :\$	Selects the bit w	idth of the iamge	data bus (0:3	32bit bus (PD0-3	31), 1:16bit bus	(PD0-15))	
Table 11. 3 Th	ne image data lir	ne-up on the imag	e data parall	el bus			
bit width	PD31 • • •	• • • PD16	PD15 • •	• • • • PD0	7		
					p0 is the in	hage data on the left-hand	on the screen.
PB=1		•	•	• • • • p15	p31is the in	mage data on the right-har	nd on the screen.
			•	·			
(2) Parameter	Setup Register	(W/R) (Address:	1)				
						d7 d4	d0
,						6: C0 LC 0	0
d6 (I				external context	are selected.		
					nput is latched o	once using the transfer clo	SK.("XULK")
۵۲ (۵							
	(0.CX0 exi) internal lee	udack)			
0) 1-1	O and and Maria					<u>~.</u>	d0
,					PARA_REG	G: AT TM	AT
		, , ,					
					h h:t-)		
do - /	(AI<5>-AI<6>	,			,		
_		Г					
Exar	nple : 3line temp				0 0		
					d0		
	2line temp	plate,AT=48 :	0 1 1	1 0 0	0 0		
		at time of the lists	malagrad	aada la aatur k	- باد الحيم مأمينين	AT (C.O. (0 to 407)	
				•		A I <0:U> (U to 127)	
	•		•			ina tamplata	
			STOUIO NOT DE	ຣ ຍ ເ ເບ ⊺ ເ0 4. In	i case or the 3-l	ine tempiate,	
 d1-2(MOD): This sets up the operating modes. (d2-0,d1-1:cooling, d2-1,d1-1:lage data through (loss UF-→Host UF), d2-d1-1:cooling, d2-1,d1-1:lage data through (loss UF-→Host UF)) d3(CX): Context select (Uniternal context, 1:Image data through (loss UF-→Host UF)) NOTE: The internal context, 1:Image data through (loss UF-→Host UF)) NOTE: The internal context should be selected when the image data through mode is used. When initializing or processing RW of the Context table RAM and coding /decoding, This bit must be set the same. (Because RAM configuration changes depending on internal/external modes.) d4(BS): Select data bits wap of the host bus. (0:LOSR)(d7)(frst; 11:SB(0)(frst)) d5(BX): Select data bits wap of the host bus. (0:Lose tyte(A)(frst, 1:Upper byte(B)(frst)) NOTE: BX is valid only when the host bus is 16 bits (BUS16+HICH) Table 11.2 The code data and image data line-up on the Host bus Dusiting BX BS 16bit 1 0 b0 17 0 0 185 • • • • • b0 16bit 1 0 b0 18 • • • • • b1 18 • • • • • b1 19 • • • • • b1 10 • • • • • b7 10 • • • • • b1 10 • • • • • • • • b1 10 • • • • • • • • • • • • • • • • • • •							

QM-CODER

(3) Comman	d Register (W) (address : 2)	d7 CMD_REG :	0	d3					
	This second dealer in the second se								
d0 (IC)	:This command starts initialization of Context Table RAM (1:start	,							
	When this bit goes 1, the Context Rable RAM initialization starts completed.	. I his bit returns to	0 automatically w	hen the initiali	zation is				
d1 (JC)	:Processing (Coding/Decoding/Through) start /end command (1:start processing, 0:end processing)								
	When this bit goes 1, processing (coding/decoding/through) starts.								
	This bit returns to 0 automatically when processing of the number of set lines is finished during the selection of end of								
	termination.								
	And if this JC bit is made 0 and inputting the image data is stopped during the coding porocess, the coding is stopped (flushed)								
	even if the set lines are not filled. Mreover, if this bit made 0 during decoding and no more coded data is coming in, it is								
	assumed that the '00'of the coded data came in and the preset lines have been processed. However, in case of the multi-								
	striped coding ,processing should not end by making this bit "0" except in case of last stripe.								
d2 (RC)	:This command starts and stops R/W of Context Table RAM. (1:R/W start, 0:R/W end)								
	The Context Table RAM is read out or written in by making this	s bit to "1".							
	When reading/writing is finished, this bit must have "0" on it.								
d3 (JP)	This selectd temporary stop and the end of termination of coding	g/decoding/through	processing.						
	(1:Temporary stop selected, 0:End of processing selected)								
	When the process start command d1(JC) is issued by making this JP bit to 1, the processing stops temporarily when the set								
	number of lines have been processed. Then, if the process satart command d1(JC) is issued, processing restarts. (See 11.4(3))								
		d7	7 d5		d0				
(4) Status Re	egister (R) (address : 2)		0 PS SC	IS MS					
d0 (JS)	:This register indicates the status of processing in initialization,c	oding,decoding an	d through.						
	(0:Processing in progress(being initialized),1:End of processing))							
	This JS bit goes to "1"when the initialization is completed as RA	M initialization con	nmand is issued.						
	(IC=1) This JS bit goes to "1"when all coded data has been read	d out during coding	in case when the	process start	command				

of the processing end is issued.(JC=1,JP=0) This JS bit goes to "1" when reading all the image data has been completed during the image data through and decoding. Moreover,this JS bit stays "0" even when the set number of lines have been processed when the command to start processing the process which has been stopped temporarily has been issued (JC=1, JP=1). (However,interrupts are issued during the temporary stops.)

d1 (DS) :This is used for read and write ready of coded data.(In case of the through mode,this is used for the image data.)(1:Ready, 0:Reading no possible)

It is possible to do R/W of data by the way of the data write/read buffer when this bit is 1.

- d2 (MS) :This detects the marker code during decoding.(0:not detected, 1:detected) This bit goes to "1" if any marker is detected during decoding.
- d3 (IS) :This indicates the status of the interrupt request.(0:No request, 1:Request exists)
- d4(SC) :This shows the SC count over error during coding.(0:Normal, 1:There is a SC counter overflow)

NOTE: The SC counter counts the "FF" data bytes which occur duriing coding. Coding continues even when the SC counter overflows. this means correct coding data will not be outputted. (Coding error)

d5(PS) :processing modes (Stopped temporary /End of trailer)(1:Process temporaryily stopped, 0:End of processing) This PS bit corresponds to the temporary stop and end of processing of d3 bit (JP) processing of the command register.

QM-CODER

				-						
(5) Interrupt E	nable Register (W/R) (address : 3)	IENB_REG :	d7 MP	d3 0 SE M	d0 1E DE JE					
d0 (IE)	Tomporary atop/End of trailor interrupt of initialization/addir	L		0 32 1						
u0 (JE)	:Temporary stop/End of trailer interrupt of initialization/codir (0:interrupt mask, 1:interrupt enable)	ig/decoding/through								
d1 (DE)	:Coded data(Image data)read out/write in ready interrupt.									
ui (DE)	(0:interrupt mask, 1:interrupt enable)									
42 (ME)	:Marker code detection interrupt during decoding. (0:interru	nt mack 1 interrupt	anabla)							
. ,	:SC count over error interrupt during coding. (0:interrupt ma		,							
us (SE)			.,	during opding Droops	aing of ooding					
	This bit sets to 1 beforehand, it occurs the interruption when	n the SC counter is t	overnow	during coding. Proces	sing of coaing					
	continues, but the correct coded data is not output.	d4 of the Statue Dec	inter							
	NOTE:Bits,d0-d3,are for interrupt enable of bits d0-d2 and d4 of the Status Register. The interrupt request signal(INTR) is asserted when any one of the status bit set in the interrupt enable (D0(JE)generates									
	interrupts even during the temporary stop), the status goes									
	interrupt mask causes factors for interrupt to be lost. Moreover, the status register will not be cleared by the generation of									
	interrupts or the R/W of the interrupt enable register.	nuc/rootort 1.tompo	rony holt	\						
	This specified the marker code detection time halt. (0:Conti Decoding will stop temporarily when the marker code is det		-		(it accurac					
	interruption when the marker code is detected, if the ME bit		piesei	to i during decouring.						
	if decoding is not completed during the temporary halt, it is p	. ,	lino nur	abor sotup						
	register. Next, if this MP bit is set to "0", decoding is restarted			•						
				e line number set.)						
(6) Register u	sed to set the number of pixels (W/R)		d7		d0					
	(address:4)	PEL_REG_L :		PEL_L						
	(address:5)	PEL_REG_L : [PEL_REG_H : [d7	d5	d0					
d0-7 (PE	L_L) :Number of pixels/line is set (Lower byte)	PEL_REG_H :	0	PEL_H						
d0-5 (PE	L_H):Number of pixels/line is set (Upper byte)									
It is p	possible to set up 8192 pixels maximum when 3-line templat	e is used. It is used t	o set up	10240 pixels maximu	m when 2-line					
temp	late is used. The number of pixels actually coded (or decode	ed)should be set whe	en reduc	ing(or expanding).Wh	en the image					
bus	uses 16bits(or 32bits)in parallel I/F,multiples of 16 (or 32) she	ould be set. In case	of serial	I/F,multiples of 8 shou	ld be used.					
(7) Lino Num	per Setting Register (W/R)									
	(Address:6)		d7		d0					
	(Address:0)	LSET_REG_L : LSET_REG_H :		LSET_L LSET_H						
d0-7 (I S	ET_L):This sets the number of lines to be processed. (Lowe	L								
	(1 to 65535, 0 line not used)									
d0-7 (LS	ET_H):This sets the number of lines to be processed. (Uppe	er bytes)								
	reducing(magnification)the actual number of lines to be code	• •	he set T	he number of lines (re	lative number of					
which			SO 301. I							

lines)from the process start command to be issued from now the immediately following temporary stop/end of trailer should be set. This register should be set to the value specified before the process star command is issued. Moreover, this register can be rewritten during processing as long as the following conditions are met:

- If the maximum value, (65535), is set before the process start command is issued, it can be reset once during processing.
- If a value other than maximum value (65535) is set before the process start command is issued and if resetting becomes necessary during processing, the maximum value (65535) has to be reset once and desired value should the reset.

(8) Number of	Lines to be Processed Spec	ified (R)		d7	d0
	(ad	dress:8)	LIN_REG_L :	LINE_L	
	(ad	dress:9)	LIN_REG_H :	LINE_H	
d0-7 (LINE	_L):The number of lines actua	ally processed is read out (Lowe	er bytes) (0 to 655	535)	
		ally processed is read out (Upp			
When the	ne number of lines processed	≥number of lines set,coding/dec	coding/through sto	ops temporarily/end of processing	
				issuance of process start commar	nd
(9) Data write	in buffer (W) (See Note1)			d7	d0
	(add	dress:A)	DWR_BUF_L :	DWR_L	
	(add	dress:B)	DWR_BUF_H :	 DWR_H	
d0-7 (DWR	,	data/image data/context table R	- AM data (Lower b	bvtes)	
	,	data/image data/context table R			
	_ ,				
(10) Data mar	d aut huffan (D) (Caa Natad)				10
(10) Data read	d out buffer (R) (See Note1)			d7	d0
		dress:A)	DRD_BUF_L:	DRD_L DRD_H	
	,	dress:B)	DRD_BUF_H : [
	,	data/image data/context table R		•	
d0-7 (DRD	_H) :This read out the coded of	data/image data/context table F	RAM data. (Upper	r bytes)	
		bus. In case of the 16 bit bus, of	-		
(Not b	byte access). If the number of	coded data bytes is an odd nur	nber during codin	ig, an one byte pad ("00") is attach	ed after the
end m	narker is issued in order to use	e it as a word boundary.			
See T	able 11.2 for the bit arrangem	nent used during the coded data	a/image data. In c	case of the context table RAM data	, only the
lower	byte becomes valid data rega	rdless of the bus width of the h	ost bus (BUS16).		
Table 11. 4 Co	ontext data line-up				
Host I/F	Upper address (B)	Lower address (A)	mos Superior s	ymbol MPS (expected value *o/1)	
Bus Width	d15 • • • • • • d8	d7 d6 • • • • d0		nber ST (0 to 112)	
8bit	-	mps s6 • • • • s0	50 0.010100 1101		
16bit	-	mps s6 • • • • s0			
(4.4) Manulau a		0)		d7	d0
· ,	ode set up register (W) (addre	,	MSET_REG :	MSET	
du-7 (IVISE	,	I during coding is set.(SDNORM		J3N)	
	The byte set to this registe	r is outputted as the end marke	r during coding.		
				d7	d0
(12) Marker co	ode read out register (R) (add	ress:C)	MDET_REG :	MDET	
d0-7 (MDE	T):The marker codes detected	d during decoding are read out.	-		
	(SDNORM=02h, SDRST=0	3h, ABORT=04h etc)			
	The marker codes detected	I during decoding read out as is	s.		
		-			

(13) This register sets up various functions (W/R) (address:D) CONV_REG: TP LI OB HO HR VR HE VE d0 (VE):Selects expansion in lengthwise direction during decoding. (0:Equal dimension, 1:*2 expansion) d1 (HE):Selects expansion sideways during decoding. (0:Equal dimension, 1:*2 expansion) *d0 and d1 are possible only during decoding. d2 (VR):Selects reduction in lengthwise direction during coding. (0:Equal dimension, 1:1/2 reduction) d3 (HR):Selects sideways reduction during coding. (0:Equal dimension, 1:1/2 reduction) *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing) This reduction is valid only during coding.
 d0 (VE):Selects expansion in lengthwise direction during decoding. (0:Equal dimension, 1:*2 expansion) d1 (HE):Selects expansion sideways during decoding. (0:Equal dimension, 1:*2 expansion) *d0 and d1 are possible only during decoding. d2 (VR):Selects reduction in lengthwise direction during coding. (0:Equal dimension, 1:1/2 reduction) d3 (HR):Selects sideways reduction during coding. (0:Equal dimension, 1:1/2 reduction) *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
 d1 (HE):Selects expansion sideways during decoding. (0:Equal dimension, 1:*2 expansion) *d0 and d1 are possible only during decoding. d2 (VR):Selects reduction in lengthwise direction during coding. (0:Equal dimension, 1:1/2 reduction) d3 (HR):Selects sideways reduction during coding. (0:Equal dimension, 1:1/2 reduction) *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
 *d0 and d1 are possible only during decoding. d2 (VR):Selects reduction in lengthwise direction during coding. (0:Equal dimension, 1:1/2 reduction) d3 (HR):Selects sideways reduction during coding. (0:Equal dimension, 1:1/2 reduction) *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
 d2 (VR):Selects reduction in lengthwise direction during coding. (0:Equal dimension, 1:1/2 reduction) d3 (HR):Selects sideways reduction during coding. (0:Equal dimension, 1:1/2 reduction) *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
d3 (HR):Selects sideways reduction during coding. (0:Equal dimension, 1:1/2 reduction) *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
 *d2 and d3 are possible only during coding. d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
d4 (HO):Selects thinning in sideways direction during coding. (0:simple thinning, 1:OR processing)
This reduction is valid only during coding
This reduction is valid only during coung.
Note 1: This lengthwise 1/2 reduction during coding is used for the simple thinning. (Odd lines are skipped)
Note 2: The number of lines for image data to be inputs when VR=1 for coding must be twice the value set by the register which
sets the number of lines.
Note 3: The number of lines for image data to be outputs when VE=1 for decoding must be twice the value set by the register which
sets the number of lines.
d5(OB):This selects if the leading 1 byte is discarded during decoding. (0:Normal processing (No discarding),
1:The leading 1 byte is discarded)
If a command to start processing the first the stripe decoding is issued during decoding while OB is set to "1", the leading 1 byte
of the input data is discarded. (Not used for decoding) If OB=0, the one of byte discarding process is not used. (Normal decoding
used) For example, this function is used by the Host 16 bits bus when the leading 1 byte of the input data word is an invalid data.
Note :Selecting this function is valid in case of the Host 8 bits bus and the external context mode also.
d6 (LI):Line memory initialization is prohibited. (0:Initialization specified, 1:Initialization prohibited)
When a command to start processing coding/decoding of the first stripe is issued, if L1=1, the initialization of the internal line
memory is prohibited. (The last image data of the immediately prior coding/decoding left in the line memory is used as the
leading reference line data o the next coding/ decoding.) When LI=0, the internal line memory is initialized. (All white (0) data is
used as the leading reference line data of the next coding /decoding.)In case when the previous stripe ended with SDNORM
during coding/decoding of multi-stripe by setting this bit in the initialization prohibit (1).
Note :Even when LI=1 is set, this LI bit is cleared (0) and the internal line memory will be initialized the same line due to the fact that
the H/W reset is written into the external reset terminal or the system set up register.
d7 (TP):This selects the Typical prediction when coding and decoding. (0:Typical prediction off, 1:Typical prediction ON)

11. 3 Initialization of register

Each register is initialized as shown in the table below by writing H/W reset to the external RESET terminals or the system set up registers.

Registers	Initialization values	
System set up	00h Notes	
Parameter set up	00h	
Command	00h	
Status	00h	
Interrupt enable	00h	
Number of pixels set up	00h	
Set up number of lines	00h	
Number of lines processed	00h	
Data buffer	Inderfinite	
Marker code set up	00h	Note:When
Marker code read out	00h	Setup
Various functions set up	00h	
		ni qu

Table 11. 5 Initialization values for registers

Note:When writing H/W RESET into the System Setup Register,the value written into is set up in the System Setup Register.

11. 4 Sequence of setting up registers

to (2)

(1) Initialization sequence of the internal line memory and context table RAM

This sequence starts with the initialization set up (See Note) of internal line memory by the H/W RESET. It is followed by the initialization of the Context table RAM. (Clear)



Note: Initialization of the line memory by H/W RESET is provided for for the start of coding and decoding by preparing the all white (0) data as a reference line. At the same time, it initializes the LNTP bit to LNTP=1 for the Typical Prediction .

MITSUBISHI ICs (LSI) M65761FP

QM-CODER



(2) Coding/decoding of stripes (No change in the AT pixel position)/Image data through processing sequence

MITSUBISHI ICs (LSI) M65761FP

QM-CODER



lset h

the time processing restarted to the position where

next the next AT pixel is changed.

(3) Processing sequence of coding/decoding of stripes (Internal context mode and AT pixel position may change)

to Next page

Set up number of lines

LSET_REG_H:



QM-CODER

(4) Read out /write in sequence of context table RAM

This sequence dies R/W of context table RAM.



Internal context mode:Address 0 to 1023 of (LSB:0, MSB:9) as shown below. External context mode:Address 0 to 4095 of (LSB:CX0, MSB:CS11)

	8	7	6	
5	4	3	2	9
1	0	?		

3-line template

						_	1
	8	5	4	3	2	9	
7	6	1	0	?			

2-line template

(AT pixel is MSB:9)

MITSUBISHI ICs (LSI) M65761FP

QM-CODER

(5) Overall sequence of multi-stripe coding/decoding

The image whose 1page is composed of multiple stripes must perform (2) or (3) by stripes after the initialization of (1).



12. ABSOLUTE MAXIMUM RATINGS (Ta=-20 to +70°C unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to +7.0	V
Vı	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		0 to Vcc	V
Tstg	Storage temperature		-65 to +150	°C
Pd	Power dissipation	Ta=25°C When single IC is used	1380	mW

Note : All of the voltage is reference the GND terminal of the circuit . Maximum value and minimum value are expression of absolute value.

13. RECOMMEND OPERATING CONDITIONS

Symbol Parameter		T		Unit		
	Test conditions	Min	Тур	Max	Onit	
Vcc	Supply voltage		4.5	5.0	5.5	V
GND	GND voltage			0		V
Vı	Input voltage		0		Vcc	V
Topr	Operating temperature range		-20		+70	°C
CL	Output capacitance(against IC)			50		pF

Limits Unit Symbol Parameter Test conditions Min Тур Max Vн "H"input voltage PD<31:0<u>>,A<</u>3:0>, 2.0 V D<15:0>, SVID, BUS16, CS, BHE VIL "L"input voltage 0.8 V Vін 4.5 V "H"input voltage MCLK, PXCK VIL "L"input voltage 0.0 V Positive VT+ 2.4 V PDRD, DMAAK, threshold voltage PDAK, PTIM XWAIT, PDWR, Negative Vt-TEST1, TEST0, 0.6 V threshold voltage RD,WR,RESET Hysteresis width 0.2 V Vн Vcc-0.8 V Vон "H"output voltage Іон=-8mA D<15:0> Vol "L"output voltage Іон=8mA 0.55 V V Vон "H"output voltage Vcc-0.8 IOH=-4mA XCLK, PXCKO V Vol "L"output voltage Іон=4mA 0.55 Vон "H"output voltage PD<31:0>,INTR, Іон=-2mA Vcc-0.8 V DMARQ,PDRQ, PRDY, RVID VOL Іон=2mA 0.55 V "L"output voltage A<3:0>, D<15:0>,RD,WR, "H"Input current Iн Vcc=5.5V, VI=5.5V -1.0 μΑ MCLK, BHE, "L"Input current Vcc=5.5V, VI=0V μΑ lı∟ 1.0 RESET,CS "H"output current Vcc=5.5V, VI=5.5V lozн -5.0 μΑ in OFF state D<15:0> "L"output current Vcc=5.5V, VI=0V 5.0 Iozl μΑ in OFF state Vcc=5.5V, VI=0V 25* 100* Rυ Pull up Resister kΩ PD<31:0>, PDRD, PDWR, PDAK, SVID, PTIM, PXCK, XWAIT, BUS16, DMAAK Rd Pull down Resister TEST1,TEST0 Vcc=5.5V, VI=5V 21* 100* kΩ 100 Vcc=5.5V, VI=Vcc, GND mΑ **I**CCA Dynamic consumption

14. ELECTRICAL CHARACTERISTICS (Ta=-20 to +70°C, Vcc=5V±10% unless otherwise noted)

 \ast The value of register is 50k Ω buffer's value.

15. TIMING CHARACTERISTICS (Ta=-20 to +70°C, Vcc=5V±10% unless otherwise noted)

1) Host Bus I/F

Symbol	Parameter	Test	Limits			Unit	Test
Symbol	Falameter	conditions	Min	Тур	Max	Unit	circuit
t _{PZL} (RD-D0 to 15)	D0 to 15 output define time for RD assert		0		30	ns	
t _{РZH} (RD-D0 to 15)			0		30	ns	
t <u>PLZ</u> (RD-D0 to 15)	D0 to 15 output hold time for \overline{RD} assert	C∟=50pF	0		30	ns	1
t <u>рнz</u> (RD-D0 to 15)			0		30	ns	
t <u>Phl</u> (DMAAK-DMARQ)	DMARQ negate time for DMAAK assert				20	ns	

2) Image data I/F

Symbol	Parameter	Test	Limits			Unit	Test
Symbol	Farameter	conditions	Min	Тур	Max	Unit	circuit
t _{PLH} (PTIM-PRDY)	PRDY negate time for PTIM assert				30	ns	
tPHL (PXCK-RVID)	RVID output define time				25	ns	
t _{PLH} (PXCK-RVID)	for the fall of PXCK				25	ns	
(PXCK-PXCKO)					15	ns	
t _{PLH} (PXCK-PXCKO)	PXCKO delay time for PXCK				15	ns	
tph∟ (PXCKO-RVID)	RVID output define time				10	ns	
t _{PLH} (PXCKO-RVID)	for the fall of PXCKO	C∟=50pF			10	ns	1
t _{PLH} (PTIM-RVID)	RVID negate time for PTIM negate		0			ns	
t _{PHL} (PDAK-PDRQ)	PDRQ negate time for PDAK assert				20	ns	
t _{PZL} (PDRD-PD0 to 31)	PD0 to 31 output define time		0		30	ns	
t _{РZH} (PDRD-PD0 to 31)	for PDRD assert		0		30	ns	
tPLZ (PDRD-PD0 to 31)			0		30	ns	
tPHZ (PDRD-PD0 to 31)	PD0 to 31 hold time for PDRD negate		0		30	ns	

QM-CODER

3) Context I/F

Symbol	Parameter	Test	Limits			Unit	Test
Symbol	Parameter	conditions	Min	Тур	Max	Onit	circuit
t _{PLH} (XTIM-XRDY)	\overline{XRDY} negate time for \overline{XTIM} assert time				30	ns	
t _{PLH} (XCLK-RPIX)	RPIX output define time		0		30	ns	
tphl (XCLK-RPIX)	for the fall of XCLK	C∟=50pF	0		30	ns	1
tplh (MCLK-XCLK)	XCLK delay time for MCLK				30	ns	
^{tрн∟} (MCLK- XCLK)					30	ns	

16. TIMING CHARACTERISTICS (Ta=-20 to +70°C, Vcc=5V±10% unless otherwise noted)

1) Host Bus I/F

Symbol	ol Parameter	Test	Limits			Unit	Test
		conditions	Min	Тур	Max		circuit
tw(RESET)	RESET assert time		100			ns	
tsu(RD-CS)	\overline{CS} set up time for \overline{RD} assert		20			ns	
$th(\overline{RD}-\overline{CS})$	$\overline{\text{CS}}$ hold time for $\overline{\text{RD}}$ negate		20			ns	
tsu(RD-A0 to 3)	$\overline{A0 \text{ to } 3}$ set up time for \overline{RD} assert		20			ns	
tsu(RD-BHE)	\overline{BHE} set up time for \overline{RD} assert		20			ns	
tw(RD)	RD assert time		30			ns	
th(RD-A0 to 3)	A0 to 3 hold time for RDnegate		20			ns	
th(RD-BHE)	BHE hold time for RD negate		20			ns	
tsu(₩R-CS)	$\overline{\text{CS}}$ set up time for $\overline{\text{WR}}$ assert		20			ns	
th(\overline{WR} - \overline{CS})	CS hold time for WR negate		20			ns	
tsu(WR-A0 to 3)	$\overline{A0 \text{ to } 3}$ set up time for \overline{WR} assert	C∟=50pF	20			ns	1
tsu(WR-BHE)	$\overline{A0 \text{ to } 3}$ set up time for \overline{WR} assert		20			ns	
tw(WR)	WR assert time		30			ns	
th(\overline{WR} -A0 to 3)	$\overline{A0 \text{ to } 3}$ hold time for \overline{WR} negate		20			ns	
th(WR-BHE)	BHE hold time for WR negate		20			ns	
tsu(WR-D0 to 15)	$\overline{\text{D0 to 15}}$ input set up time for $\overline{\text{WR}}$ negate		20			ns	
th(WR-D0 to 15)	D0 to 15 input hold time for WR negate		20			ns	
tsu(RD-DMAAK)	DMAAK set up time for RD assert		20			ns]
th(RD-DMAAK)	DMAAK hold time for RD negate		20			ns	1
tsu(WR-DMAAK)	DMAAK set up time for WR assert		20			ns	
th(WR-DMAAK)	DMAAK hold time for WR negate		20			ns	

2)	Image Data	I/F

Symbol	Parameter	Test	Limits			- Unit	Test
		conditions	Min	Тур	Max	Offic	circuit
tci(MCLK)	MCLK period(Mx) when used image data I/F		50			ns	
twi+(MCLK)	MCLK high level time(Mh) when used image data I/F		20			ns	
twi-(MCLK)	MCLK low level time(MI) when used image data I/F		20			ns	
tri(MCLK)	MCLK rising time when used image data I/F				20	ns	
tfi(MCLK)	MCLK falling time when used image data I/F				20	ns	
tsu(PXCK-PTIM)	$\overline{\text{PTIM}}$ set up time for the fall of $\overline{\text{PXCK}}$		20			ns	
th(PXCK-PTIM)	$\overline{\text{PTIM}}$ hold time for the rise of $\overline{\text{PXCK}}$		20			ns	
tw+(PXCK)	PXCK high time		20			ns	_
tw-(PXCK)	PXCK low time		20			ns	
tc(PXCK)	PXCK period	C∟=50pF	50			ns	1
tsu(PXCK-SVID)	$\overline{\text{SVID}}$ set up time for the fall of $\overline{\text{PXCK}}$		10			ns	
th(PXCK-SVID)	$\overline{\text{SVID}}$ set up time for the fall of $\overline{\text{PXCK}}$		10			ns	
tsu(PDRD-PDAK)	PDAK set up time for PDRD assert		20			ns	
th(PDRD-PDAK)	PDAK hold time for PDRD negate		20			ns	
tw(PDRD)	PDRD assert time		30			ns	
tsu(PDWR-PDAK)	PDAK set up time for PDWR assert		20			ns	
th(PDWR-PDAK)	PDAK hold time for PDWR negate		20			ns	
tw(PDWR)	PDWR assert time		20			ns	
tsu(PDWR-PD0 to 31)	PD0 to 31 input set up time for PDWR negate		20			ns	
th(PDWR-PD0 to 31)	PD0 to 31 input hold time for PDWR negate		20			ns	

3)	Context	I/F

Symbol	Parameter	Test		Limits	,	- Unit	Test
Symbol		conditions	Min	Тур	Max		circuit
tcc(MCLK)	MCLK period(Mx) when used context I/F		100			ns	
twc+(MCLK)	MCLK high level time(Mh) when used context I/F		40			ns	
twc-(MCLK)	MCLK low level time(MI) when used context I/F		40			ns	
trc(MCLK)	MCLK rising time when used context I/F				20	ns	
tfc(MCLK)	MCLK falling time when used context I/F				20	ns	
tsu(MCLK-XTIM)	$\overline{\text{XTIM}}$ assert time for the rise of MCLK		20			ns	
th(XCLK-XTIM)	$\overline{\text{XTIM}}$ negate time for the rise of $\overline{\text{XCLK}}$				20	ns	
tw+(XCLK)	XCLK high time			Mh		ns	
tw-(XCLK)	XCLK low time			МІ		ns	
tc(XCLK)	XCLK period			Mx		ns	
th(XCLK-XWAIT)	XWAIT negate time for the rise of XCLK		0		10	ns	1
tsul(XCLK-CX0 to 11)	CX0 to 11 set up time for the rise of XCLK	C∟=50pF	20			ns	
tsul(XCLK-PEUPE)	PEUPE set up time for the rise of XCLK		20			ns	
tsul(XCLK-SPIX)	SPIX set up time for the rise of XCLK		20			ns	
thi(XCLK-CX0 to 11)	CX0 to 11 hold time for the rise of XCLK		20			ns	
thI(XCLK-PEUPE)	PEUPE hold time for the rise of XCLK		20			ns	
thi(XCLK-SPIX)	$\overline{\text{SPIX}}$ hold time for the rise of $\overline{\text{XCLK}}$		20			ns	
tsut(XCLK-CX0 to 11)	CX0 to 11 set up time for the rise of XCLK		70			ns	
tsut(XCLK-SPIX)	$\overline{\text{SPIX}}$ set up time for the rise of $\overline{\text{XCLK}}$		70			ns	
tht(XCLK-CX0 to 11)	CX0 to 11 hold time for the rise of XCLK		20			ns	
tht(XCLK-SPIX)	$\overline{\text{SPIX}}$ hold time for the rise of $\overline{\text{XCLK}}$		20			ns	
tk(XCLK-PEUPE)	PEUPE input define time for the rise of XCLK				20	ns	1

QM-CODER

17. TEST CIRCUIT



Master clock









QM-CODER

CONTEXT I/F

(1) Latch input mode



