

8-BIT 8CH I²C-BUS D-A CONVERTER WITH BUFFER AMPLIFIERS**DESCRIPTION**

The M62399P,FP is an integrated circuit semiconductor of high voltage type CMOS structure with 8 channels of built-in D-A converters with output buffer operational amplifiers.

The input is 2-wires serial method is used for the transfer formal of digital data to allow connection with a microcomputer with minimum wiring.

The output buffer operational amplifier employs AB class output circuit with sync and source drive capacity of 2.5mA or more, and it operates in the whole voltage range from VrefU to ground.

And because of connects maximum 8 pieces, it is possible to 64 channels control.


FEATURES

- Digital data transfer format
I²C-bus serial data method
- Output buffer operational amplifier
it operates in the whole voltage range from VrefU(0~12V) to ground.
- High output current drive capacity
 $\pm 2.5\text{mA}$ over
- Preparation two high level reference voltage terminal
because there are two high level reference voltage terminal, it can set up two kinds differ voltage range.


APPLICATION

Conversion from digital control data to analog control data for home-use and industrial equipment.

Signal gain control or automatic adjustment of DISPLAY-MONITOR or CTV.

PIN CONFIGURATION (TOP VIEW)

Outline 20P4(P)
20P2N-A(FP)

BLOCK DIAGRAM

8-BIT 8CH I²C-BUS D-A CONVERTER WITH BUFFER AMPLIFIERS**EXPLANATION OF TERMINALS**

Pin No.	Symbol	Function
(3)	SDA	Serial data input terminal
(1)	\bar{R}	Reset signal input terminal
(2)	SCL	Serial clock input terminal
(12)	Ao1	
(13)	Ao2	
(14)	Ao3	
(15)	Ao4	
(4)	Ao5	
(5)	Ao6	
(6)	Ao7	
(7)	Ao8	
(16)	Vcc	Analog power supply terminal
(17)	Vdd	Digital power supply terminal
(10)	GND	Analog and digital common GND
(8)	VrefL	D-A converter low level reference voltage input terminal
(9)	VrefU1	D-A converter high level reference voltage input terminal 1
(11)	VrefU2	D-A converter high level reference voltage input terminal 2
(18)	CS2	Chip select data input terminal 2
(19)	CS1	Chip select data input terminal 1
(20)	CS0	Chip select data input terminal 0

8-BIT 8CH I²C-BUS D-A CONVERTER WITH BUFFER AMPLIFIERS**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~+13.5	V
V _{DD}	Supply voltage		-0.3~+7.0	V
V _{REFU1,2}	D-A converter upper reference voltage		V _{DD}	V
V _{IND}	Digital input voltage		-0.3~V _{DD} +0.3	V
T _{OPR}	Operating temperature		-20~+85	°C
T _{STG}	Storage temperature		-40~+125	°C

ELECTRICAL CHARACTERISTICSDigital part(V_{CC}=13V,V_{DD}=V_{REFU1,2}=+5V±10%,GND=V_{REFL}=0V,Ta=-20 ~ +85°C,unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{DD}	Supply voltage		4.5	5.0	5.5	V
I _{DD}	Supply current	CLK=1MHz operation I _{AO} =0μA			1	mA
I _{ILK}	Input leak current	V _{IN} =0~V _{DD}	-10		10	μA
V _{IL}	Input low voltage				0.2V _{CC}	V
V _{IH}	Input high voltage		0.8V _{CC}			V


Analog part(V_{CC}=13V,V_{DD}=V_{REFU1,2}=+5V±10%,GND=V_{REFL}=0V,Ta=-20 ~ +85°C,unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{CC}	Supply voltage		V _{DD}		13	V
I _{CC}	Circuit current	CLK=1MHz operation I _{AO} =0μA		2.0	4.0	mA
I _{REFU}	D-A converter upper reference voltage input current	V _{REFU} =5V V _{REFL} =0V Data condition:at maximum current		1.2	2.5	mA
V _{REFU}	D-A converter upper reference voltage range	The output does not necessarily be the values within the reference voltage setting range.	3.5		V _{DD}	V
V _{REFL}	D-A converter lower reference voltage range		GND		1.5	V
V _{AO}	Buffer amplifier output voltage range	I _{AO} =±500μA I _{AO} =±1.0mA	0.1 0.2		V _{CC} -0.1 V _{CC} -0.2	V
I _{AO}	Buffer amplifier output drive range	Upper side saturation voltage=0.3V Lower side saturation voltage=0.2V	-2.5		2.5	mA
S _{DL}	Differential nonlinearity error	V _{REFU} =4.79V	-1.0		1.0	LSB
S _L	Nonlinearity error	V _{REFL} =0.95V	-1.5		1.5	LSB
S _{ZERO}	Zero code error	V _{CC} =5.5V(15mV/LSB)	-2.0		2.0	LSB
S _{FULL}	Full scale error	without load(I _{AO} =0)	-2.0		2.0	LSB
E _O	Gain error		-3.0		3.0	%
SR	Output slew rate			0.2		V/μs

8-BIT 8CH I²C-BUS D-A CONVERTER WITH BUFFER AMPLIFIERS**I²C-BUS LINE CHARACTERISTICS**

Symbol	Parameter	Normal mode		High speed mode		Unit
		Min	Max	Min	Max	
fSCL	SCL clock frequency	0	100	0	400	KHz
tBUF	Time the bus must be free before a new transmission can start	4.7	—	1.3	—	μs
tHD:STA	Hold time start condition. After this period. The first clock pulse is generated	4.0	—	0.6	—	μs
tLOW	The low period of the clock	4.7	—	1.3	—	μs
tHIGH	The high period of the clock	4.0	—	0.6	—	μs
tsu:STA	Set up time for start condition(only relevant for a repeated start condition)	4.7	—	4.7	—	μs
tHD:DAT	Hold time data	0	—	0	0.9	μs
tsu:DAT	Set up time data	250	—	100	—	ns
tR	Rise time of both SDA and SCL lines	—	1000	20	300	ns
tF	Fall time of both SDA and SCL lines	—	300	20	300	ns
tsu:STO	Set up time for stop condition	4.0	—	0.6	—	μs

*Note that transmitter must internally reset a hold time to bridge the undefined region(max.300ns)of the falling edge of SCL.

TIMING CHART

8-BIT 8CH I²C-BUS D-A CONVERTER WITH BUFFER AMPLIFIERS**I²C BUS FORMAT**

STA	SLAVE ADDRESS	W	A	SUB ADDRESS	A	DAC DATA	A	STP
-----	---------------	---	---	-------------	---	----------	---	-----

DIGITAL DATA FORMAT**•SLAVE ADDRESS**

FIRST → LAST

1	0	0	1	A2	A1	A0
(SLAVE ADDRESS)				CHIP SELECT DATA		

•SUB ADDRESS

FIRST → LAST

X	X	X	X	S3	S2	S1	S0
Don't care				CHANNEL SELECT DATA			

•DAC DATA

FIRST → LAST

MSB → LSB

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

(1)CHIP SELECT DATA

MSB LSB

A2	A1	A0	CS2	CS1	CS0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
⋮	⋮	⋮	⋮	⋮	⋮
1	1	1	1	1	1

(2)CHANNEL SELECT DATA

MSB LSB

S3	S2	S1	S0	Channel selection
0	0	0	0	Don't care.
0	0	0	1	ch1 selection
0	0	1	0	ch2 selection
⋮	⋮	⋮	⋮	⋮
0	1	1	1	ch7 selection
1	0	0	0	ch8 selection
1	0	0	1	Don't care.
⋮	⋮	⋮	⋮	⋮
1	1	1	1	Don't care.

(3)DAC DATAFIRST → LAST
MSB → LSB

D7	D6	D5	D4	D3	D2	D1	D0	DAC output
0	0	0	0	0	0	0	0	$(V_{refU}-V_{refL})/256 \times 1 \times 2.4 + V_{refL}$
0	0	0	0	0	0	0	1	$(V_{refU}-V_{refL})/256 \times 2 \times 2.4 + V_{refL}$
0	0	0	0	0	0	1	0	$(V_{refU}-V_{refL})/256 \times 3 \times 2.4 + V_{refL}$
0	0	0	0	0	0	1	1	$(V_{refU}-V_{refL})/256 \times 4 \times 2.4 + V_{refL}$
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
1	1	1	1	1	1	1	0	$(V_{refU}-V_{refL})/256 \times 255 \times 2.4 + V_{refL}$
1	1	1	1	1	1	1	1	$V_{refU} \times 2.4 + V_{refL}$