

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER**DESCRIPTION**

The M62376GP is a semiconductor IC that adopts a CMOS structure having 12-channel of 8-bit D-A converter and 12-bit I/O expander. The IC has achieved a wide operation range of 2.7V to 5.5V in power voltage.

Data is easily available via 3-wire combination system serial input of SI, CLK and EN. The IC also provides an SO pin enabling cascade connection. It provides 8 pins that share D-A converter and I/O ports that can be arbitrarily switched with serial input data.

FEATURES

- Supply voltage 2.7 to 5.5V
- Adopts 4 special ports for each of DAC and I/O and 8 ports that share DAC output and I/O.
- Each port can be set by serial data for input/output status.
- Built-in power-on reset where D-A output is set to "L" in the initial status and I/O goes to Hi-impedance when power is turned on.
- Small package of 0.65mm pitch and 24 pin.

PIN CONFIGURATION (TOP VIEW)


A1	1	○	24	GND
A2	2		23	REST
A3	3		22	EN
A4	4		21	SO
D11/A5	5		20	SI
D10/A6	6		19	CLK
D9/A7	7		18	D0
D8/A8	8		17	D1
D7/A9	9		16	D2
D6/A10	10		15	D3
D5/A11	11		14	Vcc
D4/A12	12		13	Vdd

M62376GP

Outline 24P2E-A


APPLICATION

Adjustment/control of industrial or home-use electronic equipment, such as VCR camera, VCR set, TV, and CRT display.

BLOCK DIAGRAM

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER**EXPLANATION OF TERMINALS**

Pin No.	Symbol	Function
(20)	SI	Serial data input pin. Enters serial data of 16-bit in length.
(21)	SO	Outputs data from 16-bit shift register that reads serial data or parallel data.
(19)	CLK	Shift clock input pin. At the rise of shift clock, input signal from the SI pin is entered into the 16-bit shift register.
(22)	\overline{EN}	Entry of low level into the \overline{EN} pin starts to read data. Putting 16-bit data at high level after input loads the input data to a specified register.
(1)	A1	Special output pin for 8-bit D-A converter (DAC)
(2)	A2	
(3)	A3	
(4)	A4	
(5)	D11/A5	Pin that shares I/O and DAC output. Settings can be selected with serial data. D4 to D11 are connected to the VDD power supply.
(6)	D10/A6	
(7)	D9/A7	
(8)	D8/A8	
(9)	D7/A9	
(10)	D6/A10	
(11)	D5/A11	
(12)	D4/A12	
(18)	D0	Digital input output pin.
(17)	D1	
(16)	D2	
(15)	D3	
(14)	VCC	Digital block power supply pin.
(24)	GND	GND pin
(13)	VDD	Power supply pin in analog block and reference voltage input pin on the upper side of D-A converter
(23)	\overline{RESET}	\overline{RESET} pin

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER**EXPLANATION OF TERMINALS BLOCK DIAGRAM**

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER

DATA STRUCTURE

Serial data

S15	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0
Data for DAC and I/O expander														LSB	

Address data

S3	S2	S1	S0	Setup
0	0	0	0	(a)
0	0	0	1	A1 selection
0	0	1	0	A2 selection
0	0	1	1	A3 selection
0	1	0	0	A4 selection
0	1	0	1	A5 selection
0	1	1	0	A6 selection
0	1	1	1	A7 selection
1	0	0	0	A8 selection
1	0	0	1	A9 selection
1	0	1	0	A10 selection
1	0	1	1	A11 selection
1	1	0	0	A12 selection
1	1	0	1	I/O expander (serial → parallel conversion)
1	1	1	0	I/O expander (parallel → serial conversion)
1	1	1	1	I/O expander status setup

- I/O expander (serial → parallel conversion)

Outputs data on S4 to S15 to pins D0 to D11.

S3	S2	S1	S0
1	1	0	1

- I/O expander (parallel → serial conversion)

Writes data on D0 to D11 pins into S4 to S15.

When next data communication is provided, outputs data sequentially from S0 pin at the rise of the shift clock (CLK).

S3	S2	S1	S0
1	1	1	0

- I/O expander status setup register


Sets input/output pin of I/O expanders.

Data

"0": Input mode (Hi-Z status)

"1": Output mode

S3	S2	S1	S0
1	1	1	1



DAC data

S15	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	(*)	Analog output voltage (Reference voltage on the lower side=0.0V fixed)	
0	0	0	0	0	0	0	0	X	X	X	0	(VDD/256)X1 [V] (1LSB)		
0	0	0	0	0	0	0	1	X	X	X	0	(VDD/256)X2 [V] (2LSB)		
0	0	0	0	0	0	1	0	X	X	X	0	(VDD/256)X3 [V] (3LSB)		
~	~	~	~	~	~	~	~	~	~	~	~	~		
1	1	1	1	1	1	1	0	X	X	X	0	(VDD/256)X255 [V] (255LSB)		
1	1	1	1	1	1	1	1	X	X	X	0	VDD [V]	(256LSB)	
X	X	X	X	X	X	X	X	X	X	X	1	High-impedance (I/O expander selected)		

X :Don't care

(*) : Only A5 to A12 outputs are available for DAC output by S4 and Hi-Z conversion.

(a) Command to set DAC output to High-impedance (DACHiZ command)

S15	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0	Analog output voltage
X	X	X	X	X	X	X	X	1	1	0	1	0	0	0	0	Sets D-A output of A5 to A12 to High-impedance.

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER

(b) Initial status just after power is turned on:

Low level output from A1 to A4 (set to [00]h)


D4/A12 to D11/A5: DAC output of High-impedance (Hi-Z), I/O

of input mode (Hi-Z)

D0 to D3 :input mode (Hi-Z)

(c) The DACHiZ command is effective only for DAC settings (A5 to A12), but not for the I/O ports (D0 to D11)

Note: To change the status of pins D4/A12 to D11/A5, switch both analog and digital after setup of High-impedance.

TIMING CHART (MODEL)**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Digital supply voltage		-0.3 to 7.0	V
V _{DD}	Analog supply (D-A converter upper reference voltage)		-0.3 to 7.0	V
V _{IN}	Input voltage	V _{CC} supply side pin	-0.3 to V _{CC} +0.3	V
V _{OUT}	Output voltage	V _{CC} supply side pin	-0.3 to V _{CC} +0.3	V
V _{IN}	Input voltage	V _{DD} supply side pin	-0.3 to V _{DD} +0.3	V
V _{OUT}	Output voltage	V _{DD} supply side pin	-0.3 to V _{DD} +0.3	V
P _d	Power dissipation		200	mW
T _{opr}	Operating temperature		-20 to +85	°C
T _{stg}	Storage temperature		-40 to +125	°C

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER

ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITION

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Digital supply voltage		2.7 to 5.5	V
Vdd	Analog supply (D-A converter upper reference voltage)	Vdd Vcc	2.7 to 5.5	V
Vin	Input pin voltage (Vcc part)	EN, SI, D0 to D3	0 to Vcc	V
Vout	Output pin voltage (Vcc part)	SO, D0 to D3	0 to Vcc	V
Vin	Input pin voltage (Vdd part)	RESET, D4/A12 to D11/A5	0 to Vdd	V
Vout	Output pin voltage (Vdd part)	A1 to A4, D4/A12 to D11/A5	0 to Vdd	V

DIGITAL PART [Vcc] (Vcc=2.7 to 5.5V, Ta=-20 to +85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
Vcc	Supply voltage		2.7	3.0	5.5	V
Icc	Supply current	CLK=1MHz operation, Vcc=3V, Iao=0μA	-		2.5	mA
Iilk	Input leak current	Vin=0 to Vcc	-10		10	μA
Vil	Input low voltage				0.2Vcc	V
ViH	Input high voltage		0.5Vcc			V
Vol	Output low voltage	IoL=2.5mA			0.4	V
Voh	Output high voltage	IoH=-400μA	Vcc-0.4			V
Vt+	Forward threshold voltage (EN, CLK)				0.5Vcc	V
Vt-	Backward threshold voltage (EN, CLK)		0.2Vcc			V

DIGITAL PART [Vdd] (Vdd=2.7 to 5.5V, Ta=-20 to +85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
Vdd	Supply voltage		2.7	3.0	5.5	V
Iilk	Input leak current	Vin=0 to Vdd	-10		10	μA
Vil	Input low voltage				0.2Vdd	V
ViH	Input high voltage		0.5Vdd			V
Vol	Output low voltage	IoL=2.5mA			0.4	V
Voh	Output high voltage	IoH=-400μA	Vdd-0.4			V



Note. For circuit current of Vdd, see the analog block.


ANALOG PART (Vdd (Vrefu) =2.7 to 5.5V, Ta=-20 to +85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
Id	Dissipation current	Vrefu=3V input data condition: When maximum current of R-2R rudder is supplied	-	1.5	3.5	mA
Vdd (Vrefu)	D-A converter upper reference voltage range	In the setup range of reference voltage, all values are not taken with output. Values to be taken depend on the item of buffer amplifier output voltage range.	2.7		5.5	V
Vao	Buffer amplifier output voltage range	Iao=±100μA	0.1		Vdd-0.1	V
		+500μA Iao=-200μA	0.2		Vdd-0.2	
Iao	Buffer amplifier output drive range	Upper side saturation voltage=0.4V Lower side saturation voltage=0.4V	-0.3		1	mA
SDL	Differential nonlinearity error	Vdd=2.700V (Vrefu) Without load (Iao=+0μA)	-1.0		1.0	LSB
SL	Nonlinearity error		-1.5		1.5	LSB
Szero	Zero code error		-2.0		2.0	LSB
Sfull	Full scale error		-2.0		2.0	LSB
Co	Output capacitative load				10	μF
Ro	Buffer amplifier output impedance			5		

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER**AC ELECTRICAL CHARACTERISTICS** (V_{CC} , $V_{DD}=2.7$ to $5.5V$, $T_a=-20$ to $+85^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
tCKL	Clock low pulse width		200			ns
tCKH	Clock high pulse width		200			ns
tCR	Clock rise time				200	ns
tCF	Clock fall time				200	ns
tdCH	Data setup time		30			ns
tCHD	Data hold time		60			ns
tCLH	Clock (\bar{EN}) setup time		100			ns
tCHL	\bar{EN} setup time		200			ns
tENH	EN high hold time		200			ns
tSO	Serial data output delay time	$CL=100pF$			350	ns
tDO	Parallel data output delay time	$CL=100pF$			600	ns
tLDD	D-A output settling time	$CL=100pF$, $V_{AO}:0.1 \rightarrow 2.6V$ Until output takes $\pm 2LSB$ of the final value.			100	μs

**TIMING CHART**

8-BIT 12CH D-A CONVERTER IC BUILT-IN 12-BIT I/O EXPANDER**APPLICATION EXAMPLE****PRECAUTION FOR USE**

This IC has two power supply pins and a ground pin. Superimposition of these pins with ripple and spike noise may cause reduction of conversion accuracy and occurrence of malfunction. Be sure to insert a capacitor between each power supply and the GND pin to stabilize D-A converting operation.

The output buffer amplifier of this IC has strong characteristics against capacitive load. Accordingly, when the capacitance (10 μ F MAX.) is connected between output and ground to remove jitter and noise due to installation of output line, no problem may occur in operation of DAC. However, notice that the removal results in lengthening the settling time.

This IC also provides power-on reset function. To assure the resetting operation, power supply should be turned on in the order of timing shown in the diagram below.

(Order): 1. Vcc → 2. VDD

(*) The RESET pin is directly connected with the power pin to use power-on reset. However, when forced reset is done from outside, the capacitance (0.1 to 10 μ F) should be connected between RESET pin and ground to remove noise due to installation of line, etc.




Fig. 1 Order for power-on