

8-BIT 8CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DESCRIPTION**

The M62359 is a 8-channel 8-bit voltage output digital to analog converter.

The M62359 includes data latch circuit and gain change circuit of output amplifiers.

Input data is a easy-to-use three-wires serial interface.

It is able to cascading serial use with Do terminal.

Gain set up data change a case the each channel's output voltage range is change ,and each channel's output voltage range is able to change severally make use of gain set up data.

FEATURES


- All channel includes gain change latch circuit with output amplifiers.
- 14-bit serial data input
- Built-in reset circuit

APPLICATION


Conversion from digital control data to analog control data for home-use and industrial equipment.

Automatic adjustment by combination with EEPROM and microcomputer(replacement of conventional half-fixed resistor).

Signal gain control of DISPLAY-MONITOR or CTV.


PIN CONFIGURATION (TOP VIEW)

Outline 18P4



Outline 20P2N-A

NC:NO CONNECTION

BLOCK DIAGRAM

8-BIT 8CH D-A CONVERTER WITH BUFFER AMPLIFIERS**EXPLANATION OF TERMINALS**

Pin No.	Symbol	Function
(3)	DI	Serial data input terminal
(16)	DO	Serial data output terminal
(2)	CLK	Serial clock input terminal
(1)	LD	LD terminal input high level than latch circuit data load *1
(17)	VDD	Digital power supply terminal
(11)	Vcc	Analog power supply terminal
(8)	GND	Digital and Analog common GND
(10)	VrefU	D-A converter high level reference voltage input terminal
(9)	VrefL	D-A converter low level reference voltage input terminal
(18)	R	Reset terminal
(12)	Ao1	8-bit D-A converter output terminal
(13)	Ao2	
(14)	Ao3	
(15)	Ao4	
(4)	Ao5	
(5)	Ao6	
(6)	Ao7	
(7)	Ao8	

*1 When the LD terminal is "H" input data has load.

ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~13.5	V
VDD	Supply voltage		-0.3~7	V
VrefU	D-A converter high level reference voltage		VDD	V
VIN	Input voltage		-0.3~VDD+0.3	V
IDO	Output current		-5~+5	mA
IAO	Buffer amplifier output current range		-5~+5	mA
Topr	Operating temperature		-20~+85	°C
Tstg	Storage temperature		-40~+125	°C

RECOMMENDED OPERATING CONDITIONS

- Digital supply voltage VDD 5V±10%
- Analog supply voltage Vcc VDD~13V

ELECTRICAL CHARACTERISTICS


Digital part(Vcc=13V, VDD=VrefU=5V, Ta=-25 to +85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VDD	Supply voltage		4.5		5.5	V
IDD	Circuit current	CLK=1MHz in action			1	mA
VIL	Input low voltage				0.2VDD	V
VIH	Input high voltage		0.8VDD			V
VOL	Output low voltage	IOL=1.0mA			0.4	V
VOH	Output high voltage	IOH=-400μA	VDD-0.4			V

8-BIT 8CH D-A CONVERTER WITH BUFFER AMPLIFIERS

Analog part($V_{CC}=13V$, $V_{DD}=V_{refU}=5V$, $T_a=-20^{\circ}C \sim +85^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{CC}	Supply voltage		V_{DD}		13	V
I_{CC}	Circuit current			2	4	mA
I_{refU}	D-A converter high level reference input current	All ch's set up at 107/256		1.2	2.5	mA
V_{refU}	D-A converter high level reference voltage range		3.5		V_{DD}	V
V_{refL}	D-A converter low level reference voltage range		0		1.5	V
V_{AO}	D-A converter output voltage range	$I_{AO}=\pm 500\mu A$	0.1		$V_{CC}-0.1$	V
		$I_{AO}=\pm 1mA$	0.2		$V_{CC}-0.2$	
I_{AO}	Buffer amplifier output current range				± 2.5	mA
DNL	Differential nonlinearity	Guaranteed monotonic	-1.0		1.0	LSB
NL	Nonlinearity		-1.5		1.5	LSB
EZ	Zero code error	$V_{refU}=4.79V$	-2		2	LSB
EF	Full scale error	$V_{refL}=0.95V$ without load	-2		2	LSB
Eo	Gain error		-3		3	%
SR	Output slew rate			0.2		V/ μ s


TIMING CHART (MODEL)

Input data is carried out LD signal Low besides CLK signal positive edge.
CLK,LD is keep generally High level.

8-BIT 8CH D-A CONVERTER WITH BUFFER AMPLIFIERS


AC CHARACTERISTICS(Ta=25°C, Vcc=13V, VDD=VrefU=5V, VrefL=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
tCKL	Clock "L"pulse width		200			ns
tCKH	Clock "H"pulse width		200			ns
tCR	Clock rise time				200	ns
tCF	Clock fall time				200	ns
tdCH	Data set up time		60			ns
tCHD	Data hold time		100			ns
tCHL	LD setup time		200			ns
tLDC	LD hold time		100			ns
tLDH	LD "H" pulse width		100			ns
tDO	Data output delay time	CL=100pF	70		350	ns
tLDD	Data output setting time	Without load			300	μs

TIMING CHART

8-BIT 8CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DIGITAL FORMAT**

•14 bit serial data (LSB)



•Data assignment

D10	D11	D12	D13
:DAC select data			

D8	D9
:GAIN set up data	

D0	D1	D2	D3	D4	D5	D6	D7
(LSB)				(MSB)			

•GAIN set up data

D8	D9	K	DAC output range (VrefU=5V, VrefL=0V)
0	0	1	0~5V
1	0	1.6	0~8V
0	1	1.8	0~9V
1	1	2.4	0~12V

•DAC select data


D10	D11	D12	D13	DAC selection
0	0	0	0	Don't care
0	0	0	1	Ao1 selection
0	0	1	0	Ao2 selection
0	0	1	1	Ao3 selection
0	1	0	0	Ao4 selection
0	1	0	1	Ao5 selection
0	1	1	0	Ao6 selection
0	1	1	1	Ao7 selection
1	0	0	0	Ao8 selection
1	0	0	1	Don't care
1	0	1	0	Don't care
1	0	1	1	Don't care
1	1	0	0	Don't care
1	1	0	1	Don't care
1	1	1	0	Don't care
1	1	1	1	Don't care

•DAC set up data

(LSB)		(MSB)		DAC voltage			
D0	D2	D3	D4	D5	D6	D7	
0	0	0	0	0	0	0	1/256•(VrefU-VrefL) •K +VrefL
1	0	0	0	0	0	0	2/256•(VrefU-VrefL) •K +VrefL
0	0	0	0	0	0	0	3/256•(VrefU-VrefL) •K +VrefL
1	0	0	0	0	0	0	4/256•(VrefU-VrefL) •K +VrefL
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	1	1	1	1	1	1	255/256•(VrefU-VrefL) •K +VrefL
1	1	1	1	1	1	1	256/256•(VrefU-VrefL) •K +VrefL

$$Ao = \frac{2^0 X D0 + 2^1 X D1 + 2^2 X D2 + \dots + 2^6 X D6 + 2^7 X D7 + 1}{256} • (VrefU - VrefL) • K + VrefL$$

K: Amplifiers gain

8-BIT 8CH D-A CONVERTER WITH BUFFER AMPLIFIERS**APPLICATION CIRCUIT**

This IC's output amplifier has an advantage to capacitive load. So it's no problem at device action when connect capacitor among output to GND for every noise eliminate.

*1 If be used in a cathode-ray tube sets and high voltage sets, please connect capacitor among output to GND, about 0.1μF~1μF, because keep off effect of spark and electric discharge etc.