

# M62301SP,FP

## 10~12-BIT 4CH INTEGRATING A-D CONVERTER

### DESCRIPTION

M62301 semiconductor integrated circuit forms an integrating A-D converter, being connected to a microcomputer unit. By using selection signals and counter clock signals from the unit, a 10~12-bit A-D converter can be created at a low cost.


The integration time and resolution can be set at the user's option by changing external parameters. In addition, the built-in circuit offset, delay time and temperature fluctuation are adjustable, enabling a wide range of applications.

M62301 has a 3 input decoder circuit, high-precision reference voltage(1.22V)generator, current supply and comparator for integration, and voltage-monitoring reset circuit for a 5V power supply. It is also equipped with girdling to prevent current leak from integration capacitor.

### FEATURES

- Separate power supplies for analog section and digital section.
- Low power dissipation.....2mA(typ)  
(1mA for A-D conversion and the other 1mA for reset)
- Linear error.....±0.02%(typ)
- Conversion time.....526μs/ch(typ)
- Built-in system reset.....4.45V(typ)

### PIN CONFIGURATION (TOP VIEW)




Outline 20P4B(SP)  
20P2N-A(FP)

### APPLICATION

High-precision control systems such as temperature control and speed control

### BLOCK DIAGRAM



**M62301SP,FP****10~12-BIT 4CH INTEGRATING A-D CONVERTER****ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Analog section supply voltage		15	V
V <sub>DD</sub>	Digital section supply voltage		8	V
V <sub>ID</sub>	Digital input voltage		-0.3~V <sub>DD</sub> +0.3	V
V <sub>IA</sub>	Analog input voltage		-0.3~V <sub>DD</sub> +0.3	V
I <sub>OINT</sub>	INT output current		6	mA
I <sub>ORE</sub>	Reset output current		6	mA
V <sub>INT</sub>	INT output withstand voltage		15	V
V <sub>RESET</sub>	Reset output withstand voltage		15	V
V <sub>RE</sub>	Reset supply voltage		6	V
P <sub>d</sub>	Power dissipation		990(DIP)/660(FP)	mW
K <sub>θ</sub>	Thermal derating		9.9(DIP)/6.6(FP)	mW/°C
T <sub>opr</sub>	Operating temperature		-20 ~ +75	°C
T <sub>stg</sub>	Storage temperature		-55 ~ +125	°C

**RECOMMENDED OPERATING CONDITIONS(Ta=25°C, unless otherwise noted)**

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Analog section supply voltage	4.5	8.0	12.0	V
V <sub>DD</sub>	Digital section supply voltage	4.5	5.0	5.5	V
V <sub>IA</sub>	Analog input voltage range (I <sub>i</sub> =50μA)	0		No more than(V <sub>CC</sub> -2.5V) and V <sub>DD</sub> (Note 1)	V
V <sub>IR</sub>	Reference input voltage(I <sub>i</sub> =50μA)	1	—	No more than(V <sub>CC</sub> -2.5V) and V <sub>DD</sub> (Note 1)	V
C <sub>i</sub>	Integration capacity	300	—	22000	pF
R <sub>i</sub>	Resistance to determine charge current	6	—	60	k
I <sub>o</sub>	Output current		—	4	mA

Note 1. Maximum analog input voltage is less than the difference between V<sub>CC</sub>-2.5V as well as V<sub>DD</sub>.

$$\text{*Charging current } I_i = \frac{V_{REF}}{R_1}$$

**10~12-BIT 4CH INTEGRATING A-D CONVERTER****ELECTRICAL CHARACTERISTICS**( $V_{CC}=5.0V, V_{DD}=5.0V, Ta=25^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
A-D converter	I <sub>CC</sub>	Supply current	—	1.0	2.0	mA
	V <sub>IA</sub>	Analog input voltage range	I <sub>I</sub> =100μA I <sub>I</sub> =200μA	0	2.5 2.2	V
	V <sub>REF</sub>	Reference input voltage				
	I <sub>REF +</sub>	Permissible current inflow at reference voltage	(Note 1)R <sub>I</sub> =24k		50	μA
	I <sub>REF -</sub>				-10	
	E <sub>C</sub>	Conversion error	(Note 2)R <sub>I</sub> =24k		0.05	%/FSR
	E <sub>L</sub>	Linear error			0.02	
	T <sub>T</sub>	Conversion time	V <sub>IA</sub> =2.5V, C <sub>I</sub> =0.01μF R <sub>I</sub> =24k		526	μs
	T <sub>DI</sub>	Discharge time			3	
Reset section	I <sub>B</sub>	Analog input current	V 8=3V→0.3V C <sub>I</sub> =4700pF		-0.35	μA
	V <sub>IH</sub>	Digital input "H" level			3.5	
	V <sub>IL</sub>	Digital input "L" level	I <sub>OL</sub> =1mA		0.8	V
	V <sub>LINT</sub>	INT output "L" level			0.1	
	I <sub>OINT</sub>	INT output leak current	V 5=15V	—	1	μA
	V <sub>DET</sub>	Detection voltage	I <sub>OL</sub> =1mA		4.30	V
	V <sub>DET</sub>	Hysteresis voltage			30	
	T <sub>DE</sub>	Delay time	V 5=15V		75	μs
	V <sub>LRE</sub>	Reset output "L" level			0.1	
I <sub>RE</sub>	I <sub>OHR</sub>	Reset output leak current	V 5=15V	—	—	μA
	V <sub>OPL</sub>	Supply current			1.0	
		Limit operating voltage	R <sub>L</sub> =2.2k , V <sub>LRE</sub> 0.4V		0.75	1.0
			R <sub>L</sub> =100k , V <sub>LRE</sub> 0.4V		0.6	0.8

Note 1. Conversion error; Deviation from the line that links the "0" scale point (mode 0) and reference scale point (mode 3). V<sub>FSR</sub>=2.5V). Associated with all channels.


Note 2. Linear error; Deviation from the line that links the 0-V input point and 2.5V input point on a given channel.

**10~12-BIT 4CH INTEGRATING A-D CONVERTER****OPERATING DESCRIPTION****(1)Decoder**

Based on digital inputs to C0,C1,C2, the analog switch is set to on, and the input of "0" scale (GND input), input of reference scale (reference voltage input), input to A1~A4, or discharge

from integration capacitor (C<sub>i</sub>) is performed. None of these operations is performed when the "mode 8" input is given:

Mode	1	2	3	4	5	6	7	8
C0	0	1	0	1	0	1	0	1
C1	0	0	1	1	0	0	1	1
C2	0	0	0	0	1	1	1	1
	Discharge	GND	VREF	A1	A2	A3	A4	—

**(2)A-D conversion**

Multiplexer first selects VGND, obtaining minimum pulse TGND. It then selects VREF, obtaining reference pulse TREF. Input is selected next, obtaining input pulse TIN. VIN is obtained by deducting TGND, as the offset, from TREF and TIN.

$$VIN = VREF \cdot \frac{TIN - TG}{TREF - TG}$$

By measuring voltage at the maximum input for approximately 500μs under the counter clock of 8MHz, resolution of approximately 12bits can be obtained;

$$\frac{500\mu s}{125ns} = 2^{12}$$

Note. To ensure discharge from capacitor C<sub>i</sub>, the decoder input as in

the above diagram should stay in mode 1 at least for the period calculated above:  $T_{di} = (C_i \times \frac{V_{IAMAX} + 0.49}{1mA})$

It is not necessary to measure TGND, and TREF for each channel.

**M62301SP,FP**

# **10~12-BIT 4CH INTEGRATING A-D CONVERTER**

### **(3)Constant current control**


Integrating current  $I_1$  can be obtained based on the reference voltage(1.22V)by the built-in high-precision generator and resistance  $R_1$ .

$$l = \frac{1.22}{R} (A) \dots \dots \dots (1)$$


Integration time  $T_I$  can be calculated as follows;

$$TI = (V_{IN} + 0.49) \frac{CI}{II} \dots \dots \dots (2)$$

(However,parameters such as built-in comparator offset voltage,analog switch offset,voltage leak current and delay time are not counted.)



When voltage applied to pin V<sub>RE</sub> becomes less than 4.45V, the RESET output status becomes "L". If voltage increases over 4.50V, the RESET status becomes "H" within 150usec.

**M62301SP,FP****10~12-BIT 4CH INTEGRATING A-D CONVERTER****APPLICATION SUGGESTION****1.4-channel 11-bit A-D converter system**

Resolution depends on the number of microcomputer counter clock pulses that are generated while the INT output status is "high" at the maximum input voltage 2.5V (vcc-2.5V).


When the microcomputer counter clock frequency is 8MHz, the resolution can be calculated by using the constant calculated above, as follows:

$$\frac{4700pF \times \frac{(2.5+0.13)}{50\mu A}}{\frac{1}{8M}} \doteq 2^{11}$$

Therefore, the resolution of this system is approximately 11 bits.

**10~12-BIT 4CH INTEGRATING A-D CONVERTER****2.4-channel 12-bit A-D converter system**

Separate power supplies to analog section and digital section,  
analog input voltage range wider up to VDD,external  
reference voltage for integration.



Because separate power supplies are provided for the analog and digital sections, the M62301 has two supply voltage Vcc and Vdd, enabling a wide analog input voltage range via. The upper limit of the range is required to be no more than the difference between Vcc-2.5V as well as Vdd, therefore, the analog input voltage range in this application is 0V to 5V.

When the counter clock frequency is 8MHz, resolution is:

$$\frac{6800\text{pF} \times \frac{(5 + 0.13)}{50\mu\text{A}}}{\frac{1}{8\text{M}}} = 2^{12}$$

An A-D converter system with resolution of approximately 12 bits can be formed.

**Recommended operational settings according to clock frequency, resolution, and time required for discharge(decoder mode 1)**


Counter clock	Resolution	Change current Ii(μA)	Resistance to determine constant current RI(kΩ)	Integration capacitance CI	Discharge time Tdi(μs)
8MHz	10-bit	50	24	1400pF	7.7
		100	12	2800pF	15.4
	11-bit	50	24	2800pF	15.4
		100	12	5600pF	30.7
	12-bit	50	24	5600pF	30.7
		100	12	12000pF	65.9
16MHz	10-bit	50	24	700pF	3.9
		100	12	1400pF	7.7
	11-bit	50	24	1400pF	7.7
		100	12	2800pF	15.4
	12-bit	50	24	2800pF	15.4
		100	12	5600pF	30.7

Note 1. Discharge time  $T_{di} = (C_i \times \frac{V_{IAmax} + 0.49}{1mA})$


The values in this table apply when  $V_{IAmax}$  is 5V.

**TYPICAL CHARACTERISTICS**


THERMAL DERATING




ANALOG PART SUPPLY CURRENT VS.SUPPLY VOLTAGE




STANDARD VOLTAGE VS. AMBIENT TEMPERATURE




LINEAR ERROR



INT OUTPUT "L" LEVEL VS.OUTPUT CURRENT



INT OUTPUT VS.AMBIENT TEMPERATURE



**10~12-BIT 4CH INTEGRATING A-D CONVERTER**