

DESCRIPTION



The M56692FP is a semiconductor integrated circuit that has a built-in, 32-bit shift register and a latch of CMOS structure with serial input and serial/parallel output, and a 32-bit totem-pole-type parallel output driver of high pressure proof DMOS structure. Employed are Bi-CMOS and high pressure proof DMOS processing technology.

FEATURES

- Serial input - serial/parallel output
- Bidirectional shift register (controlled at F/R terminal)
- Cascade connections possible through serial output.
- Latch circuit included for each stage.
- Driver supply voltage: $V_H=90V$
- Operating temperature: $-40 - 85^{\circ}C$

APPLICATION

Vacuum Fluorescent Display GRID DRIVER

PIN CONFIGURATION (TOP VIEW)**BLOCK DIAGRAM**

Bi-CMOS & DMOS 32BIT SERIAL-INPUT LATCHED DRIVER**FUNCTION**

The M56692FP comprises a 32 bit bidirectional shift register, a 32 bit latch, and a parallel output HVO 1 – HVO32 connected to its output. In accordance with truth table 1, the data transfer direction of shift register depends upon F/R input, and F/R being at "H" or open allows pin 9 to turn to SIN and pin 2 to turn to SOUT, and F/R being at "L" allows pin 2 to turn to SIN and pin 9 to turn to SOUT, permitting data transfer from SIN to SOUT, respectively.

Inputting data to SIN and clock pulse to \bar{CLK} allows SIN signal to be put into the internal shift register when the clock changes from "H" to "L", and shift register data to be shifted sequentially.

Serial-output SOUT is used by connecting to the next stage M56692FP SIN when more than one M56692FP is used to expand bits in the series.

In accordance with truth table 2, parallel output allows the latch to pass data through if LAT input is turned to "H", and data to be retained if LAT input is turned to "L". Driver output HVO allows data from the latch to be output if BLK input is turned to "L", and "L" to be output if BLK input is turned to "H" irrespective of data from the latch.

TRUTH TABLE**Truth table 1. Shift register section**

Input		Input/output		Shift register
F/R	\bar{CLK}	SIN(SOUT)	SOUT(SIN)	
H	\downarrow	IN	OUT	DATA is shifted.
H	H or L	IN	OUT	No changes.
L	\downarrow	OUT	IN	DATA is shifted.
L	H or L	OUT	IN	No changes.

Truth table 2. Latch and driver sections

Dn	LAT	BLK	HVO
X	X	H	Output all "L"
H	H	L	H
L	H	L	L
X	L	L	Latch's data output.

Dn=nth bit DFF retention data

HVO=nth bit driver output

L = "L" level

H = "H" level

X = "L" level or "H" level

PIN FUNCTION DESCRIPTION

Pin name	Function
VDD	Logic stage supply voltage
LGND	Logic stage ground
VH	Output stage supply voltage
PGND	Output stage supply ground
\bar{CLK}	Clock input for the internal shift register. The data enter the internal shift registers and the data in the shift registers will be shifted in order by High to Low change of the clock.
SIN	Serial data input
SOUT	Serial data output
LAT	Latch input. When the LATCH is set to "H", the data in the shift register will enter the each latch circuit. When the LATCH input is set to "L", the data will be held.
BLK	Enable input for output control. When the BLK input is set to "L", data in the latch circuit will appear at outputs. When the BLK input is set to "H", all outputs will be set to "L".
F/R	Direction Control for the internal shift register
HVO1–32	Output driver (push-pull)

ABSOLUTE MAXIMUM RATINGS (Ta=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Logic stage supply voltage		-0.3 – 7	V
VH	Output stage supply voltage		-0.3 – 90	V
VI	Logic inputs voltage		-0.3 – VDD+0.3	V
VO	Logic output voltage	Data output	-0.3 – VDD+0.3	V
VHVO	Output voltage	High supply voltage output pin	-0.3 – VH	V
Pd	Power dissipation range	Ta ≤ 25°C	850	mW
Tstg	Storage temperature range		-55 – 150	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Ratings	Unit
V _{DD}	Supply voltage		4 – 6	V
V _H	Supply voltage		40 – 90	V
T _{opr}	Operating temperature		-40 – 85	°C


ELECTRICAL CHARACTERISTICS (V_{DD}=5V, V_H=80V and Ta=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I _{DD}	Supply current 1	No load	0.4	2	mA	
I _H	Supply current 2	Output all "L", no load	0	1	mA	
		1 bit "H", no load	0.4	1	mA	
I _{IH}	"H" input current	V _{IH} =5V input pin	0	1	μA	
I _{IL}	"L" input current	V _{IL} = 0V	0	-1	μA	
		SIN, LAT, CLK	-250	-500	μA	
		BLK, F/R				
V _{HVOH}	Driver output voltage	I _{HVOH} = -50mA	70	75.5		V
V _{HVOL}		I _{HVOL} = 10mA	0.5	2.5		
V _{OH}	Logic output voltage	I _{OH} = -0.1mA	4.5	4.9		V
V _{OL}		I _{OL} = 0.1mA	0.1	0.4		
I _{HVOH}	"H" output current	Duty cycle ≤ 2.5%*	-50	-100	mA	
I _{HVOL}	"L" output current		10	20	mA	
V _{TH}	Output protect operating voltage		3.3			V
V _{TL}			3.0			V


* Maximum numbers of Outputs High State are two at the same time.

SWITCHING CHARACTERISTICS (V_{DD}=5V, V_H=80V and Ta=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
f _{CLK}	Clock frequency	Duty = 45 – 55%			8	MHz
t _{PLH(SO)}	Logic output propagation time	CL = 15pF	90	180	ns	
t _{PHL(SO)}			60	180	ns	
t _{PLH(OUT)}	Driver output propagation time	RO = 220KΩ CO = 50pF	95		ns	
t _{PHL(OUT)}			70		ns	
t _{routr}	Driver output rise and fall time		35		ns	
t _{fout}			65		ns	



TEST CIRCUIT

- (1) Characteristics of pulse generator (PG)
tr≤20ns tf≤20ns
- (2) Capacitance CL includes connection floating capacitance and probe input capacitance.
: RO=220KΩ
: CO=50pF


TIMING WAVEFORM

TYPICAL CHARACTERISTICS


Thermal derating

Driver output V_{ON}-I_{OH}

Duty cycle vs Permissible output current



Duty cycle vs Permissible output current



- Note
- $T_a=25^\circ\text{C}$
 - Repeated frequency > 100Hz
 - Figure in the circle represents the number of concurrently operating output circuits.
 - Current value denotes a numerical value per circuit.

- Note
- $T_a=85^\circ\text{C}$
 - Repeated frequency > 100Hz
 - Figure in the circle represents the number of concurrently operating circuits.
 - Current value denotes a numerical value per circuit.

- (Note)
1. $V_{DD}=5\text{V}$ and $V_H=80\text{V}$ unless otherwise noted.
 2. Thermal derating curve represents that of an individual IC unit.
 3. Allowable duty cycle output curve represents that when a standard substrate is mounted. (Standard substrate: 70x70x1.6mm glass epoxy)