


## 8 BIT PISO SHIFT REGISTER

- HIGH SPEED  
 $t_{PD} = 15 \text{ ns (TYP.)}$  AT  $V_{CC} = 5 \text{ V}$
- LOW POWER DISSIPATION  
 $I_{CC} = 4 \mu\text{A (MAX.)}$  AT  $T_A = 25^\circ\text{C}$
- OUTPUT DRIVE CAPABILITY  
 10 LSTTL LOADS
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OL}| = |I_{OH}| = 4 \text{ mA (MIN.)}$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28 \% V_{CC}$  (MIN.)
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC} (\text{OPR}) = 2 \text{ V TO } 6 \text{ V}$
- PIN AND FUNCTION COMPATIBLE  
 WITH 54/74LS165



### DESCRIPTION

The M54/74HC165 is a high speed CMOS 8 BIT PISO SHIFT REGISTER fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption.



It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device contains eight clocked master slave RS flip-flops connected as a shift register, with auxiliary gating to provide over-riding asynchronous parallel entry. Parallel data enters when the shift/load input is low. The parallel data can change while shift/load is low, provided that the recommended set-up and hold times are observed. For clocked operation, shift/load must be high. The two clock input perform identically; one can be used as a clock inhibit by applying a high signal; to permit this operation clocking is accomplished through a 2 input nor gate.

To avoid double clocking, however, the inhibit signal should only go high while the clock is high. Otherwise the rising inhibit signal will cause the same response as rising clock edge.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

### PIN CONNECTIONS (top view)



## M54/M74HC165

### INPUT AND OUTPUT EQUIVALENT CIRCUIT




### TRUTH TABLE

INPUTS				INTERNAL OUTPUTS		OUTPUT	
SHIFT/ CLEAR	CLOCK INHIBIT	CLOCK	SERIAL IN	A .....H	QA	QB	QH
L	X	X	X	a.....h	a	b	h
H	L	—	H	X	H	QAn	QGn
H	L	—	L	X	L	QAn	QGn
H	—	L	H	X	H	QAn	QGn
H	—	L	L	X	L	QAn	QGn
H	X	H	X	X	NO CHANGE		
H	H	X	X	X	NO CHANGE		

a.....h: The level of steady input voltage at inputs a through respectively


QAn - QGn : The level of QA - QG, respectively, before the most-recent transition of the clock.

### LOGIC DIAGRAM



**PIN DESCRIPTION**

PIN No	SYMBOL	NAME AND FUNCTION
1	S/L	Asynchronous Parallel Load Input
2	$\overline{QH}$	Complementary Output
7	QH	Serial Output
9	CLOCK	Clock Input (LOW to HIGH edge triggered)
10	SI	Serial Data Input
11, 12, 13, 14, 3, 4, 5, 6	A to H	Parallel Data Inputs
15	CLOCK INH	Clock Inhibit
8	GND	Ground (0V)
16	V <sub>CC</sub>	Positive Supply Voltage

**IEC LOGIC SYMBOL****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\leq 65^{\circ}\text{C}$  derate to 300 mW by 10mW/°C: 65 °C to 85 °C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature: M54HC Series M74HC Series	-55 to +125 -40 to +85	°C °C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> = 2 V	0 to 1000
		V <sub>CC</sub> = 4.5 V	0 to 500
		V <sub>CC</sub> = 6 V	0 to 400

## M54/M74HC165

---

### DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value						Unit	
		V <sub>cc</sub> (V)		T <sub>A</sub> = 25 °C 54HC and 74HC			-40 to 85 °C 74HC		-55 to 125 °C 54HC		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0		1.5			1.5		1.5		V
				3.15			3.15		3.15		
				4.2			4.2		4.2		
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0				0.5		0.5		0.5	V
						1.35		1.35		1.35	
						1.8		1.8		1.8	
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> =-20 μA	1.9	2.0		1.9		1.9	V
					4.4	4.5		4.4		4.4	
					5.9	6.0		5.9		5.9	
				I <sub>O</sub> =-4.0 mA	4.18	4.31		4.13		4.10	
					5.68	5.8		5.63		5.60	
V <sub>OL</sub>	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA		0.0	0.1		0.1	0.1	V
						0.0	0.1		0.1	0.1	
						0.0	0.1		0.1	0.1	
				I <sub>O</sub> = 4.0 mA		0.17	0.26		0.33	0.40	
						0.18	0.26		0.33	0.40	
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>cc</sub> or GND			±0.1		±1		±1	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>cc</sub> or GND			4		40		80	μA


AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6 \text{ ns}$ )

Symbol	Parameter	Test Conditions		Value						Unit	
		$V_{CC}$ (V)		$T_A = 25^\circ\text{C}$ 54HC and 74HC			$-40 \text{ to } 85^\circ\text{C}$ 74HC		$-55 \text{ to } 125^\circ\text{C}$ 54HC		
				Min.	Typ.	Max.	Min.	Max.	Min.		
$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0 4.5 6.0			30	75		95	110	ns	
					8	15		19	22		
					7	13		16	19		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CK - QH, QH)	2.0 4.5 6.0			55	150		190	225	ns	
					18	30		38	45		
					15	26		33	38		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (S/L - QH, QH)	2.0 4.5 6.0			65	165		205	250	ns	
					21	33		41	50		
					18	28		35	43		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (H - QH, QH)	2.0 4.5 6.0			52	135		170	205	ns	
					17	27		34	41		
					14	23		29	35		
$f_{MAX}$	Maximum Clock Frequency	2.0 4.5 6.0		7.4	15		6.0		4.8	MHz	
				37	60		30		24		
				44	71		35		28		
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (CK)	2.0 4.5 6.0			24	75		95	110	ns	
					6	15		19	22		
					5	13		16	19		
$t_{W(L)}$	Minimum Pulse Width (S/L)	2.0 4.5 6.0			32	75		95	110	ns	
					8	15		19	22		
					7	13		16	19		
$t_s$	Minimum Set-up Time (PI - S/L) (SI - CK) (S/L - CK)	2.0 4.5 6.0			24	75		95	110	ns	
					6	15		19	22		
					5	13		16	19		
$t_h$	Minimum Hold Time (S/L - PI) (CK - SI) (CK - S/L)	2.0 4.5 6.0			0		0	0	0	ns	
					0		0	0	0		
					0		0	0	0		
$t_{REM}$	Minimum Removal Time (CK - CKINH)	2.0 4.5 6.0			20	75		95	110	ns	
					5	15		19	22		
					4	13		16	19		
$C_{IN}$	Input Capacitance				5	10		10	10	pF	
$C_{PD} (*)$	Power Dissipation Capacitance				55					pF	

(\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$


## M54/M74HC165

### TIMING CHART




**SWITCHING CHARACTERISTICS TEST WAVEFORM**


SERIAL MODE




PARALLEL MODE




PARALLEL MODE



PARALLEL MODE




PARALLEL MODE




## M54/M74HC165

### TEST CIRCUIT I<sub>cc</sub> (Opr.)




## Plastic DIP16 (0.25) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050




Ceramic DIP16/1 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			20			0.787
B			7			0.276
D		3.3			0.130	
E	0.38			0.015		
e3		17.78			0.700	
F	2.29		2.79	0.090		0.110
G	0.4		0.55	0.016		0.022
H	1.17		1.52	0.046		0.060
L	0.22		0.31	0.009		0.012
M	0.51		1.27	0.020		0.050
N			10.3			0.406
P	7.8		8.05	0.307		0.317
Q			5.08			0.200




## SO16 (Narrow) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.004		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1			45° (typ.)			
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S			8° (max.)			



## PLCC20 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	9.78		10.03	0.385		0.395
B	8.89		9.04	0.350		0.356
D	4.2		4.57	0.165		0.180
d1		2.54			0.100	
d2		0.56			0.022	
E	7.37		8.38	0.290		0.330
e		1.27			0.050	
e3		5.08			0.200	
F		0.38			0.015	
G			0.101			0.004
M		1.27			0.050	
M1		1.14			0.045	



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES  
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A