

**DESCRIPTION**

The M54972 is a semiconductor integrated circuit consisting of 8 stages of CMOS shift registers and latches with serial inputs and serial or parallel outputs. It is based on Bi-CMOS process technology, and has 8 bipolar drivers at the parallel outputs.

**FEATURES**

- Serial input and serial or parallel output
- Serial output enables cascade connection
- Built-in latch for each stage
- Enable input provides output control
- Low supply current (standby current  $I_{CC} \leq 10\mu A$ )
- Serial I/O level is compatible with typical CMOS devices
- Driver features: High withstand voltage ( $BV_{CEO} \geq 30V$ )  
Capable of large drive currents ( $I_{O(max)}=300mA$ )  
Low output saturation voltage  $V_{OL} < 0.6V$  at  $I_O=300mA$
- Wide operating temperature range  $T_a=-20 - +75^{\circ}C$

**APPLICATION**


Dot drivers for thermal print heads. Serial/parallel conversion.  
Drivers for relays and solenoids.

**FUNCTION**

The M54972 consists of 8 stages of D-type flip flops connected to 8 latches.

Data is input to serial input S-IN, and clock pulses are input to clock input T. When the clock changes from low to high, the input data enters the first shift register and data already in the shift registers is shifted sequentially.

The serial output S-OUT is used to connect multiple M54972 to expand the number of parallel outputs. S-OUT is connected to S-IN of the next stage.


**PIN CONFIGURATION (TOP VIEW)**



For parallel output. When the clock pulse changes from low to high, latch input (LATCH) is high and output enable input ( $\bar{EN}$ ) is low the serial input data at S-IN appears at output  $\bar{O}_1$  and the other data already present is shifted sequentially to outputs  $\bar{O}_2$  through  $\bar{O}_8$ .

The parallel outputs are inverted.

When the latch input is held low, the latch retains the stored data. When the EN input is high, outputs  $\bar{O}_1$  through  $\bar{O}_8$  all turn off. As the internal logic is unstable when the power is turned on, the EN input should be kept high (setting outputs  $\bar{O}_1$  through  $\bar{O}_8$  off) until input data is set and the internal logic is initialized.

L-GND is the GND of CMOS logic circuit and P-GND is the GND of output driver circuits  $\bar{O}_1$  through  $\bar{O}_8$  which employ bipolar transistors capable of large drive currents.

**BLOCK DIAGRAM**

**TIMING CHART****INPUT/OUTPUT CIRCUIT DIAGRAM**

**ABSOLUTE MAXIMUM RATINGS** (Ta=-20 to 75°C, unless otherwise noted)

Symbol	Parameter	Conditions		Ratings	Unit
Vcc	Supply voltage			-0.5 – +8	V
Vi	Input voltage			-0.5 – Vcc+0.5	V
Vo	Output voltage	S-OUT			-0.5 – Vcc+0.5
		–O1 – –O8 : OFF			-0.5 – +30
Io	Output current	O1 – O8 : ON			300 mA
Pd	Power dissipation	Ta=25°C	M54972P	1.25	W
			M54972FP	0.8	
Topt	Operating temperature			-20 – 75	°C
Tstg	Storage temperature			-55 – 125	°C

**RECOMMENDED OPERATING CONDITION**


Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
Vcc	Supply voltage		4	5	6	V
Vo	Applied output voltage	–O1 – –O8 : OFF			30	V
Io	Output current (per circuit)	O1 – O8 : ON, Duty cycle < 35%	M54972P		300	mA
		O1 – O8 : ON, Duty cycle < 70%			200	
		O1 – O8 : ON, Duty cycle < 15%			200	

**ELECTRICAL CHARACTERISTICS** (Ta=25°C, VCC=5V, unless otherwise noted)



Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VIH	High-level input voltage	Ta=-20 – 75°C, Vcc=4 – 6V	0.7Vcc		Vcc	V
VIL	Low-level input voltage		0		0.3Vcc	V
IIH	High-level input current	T, S-IN	VIH=5V		100	µA
IIL	Low-level input current	EN, LATCH	VIL=0V		-100	µA
RIN	Input resistance		50			kΩ
VOH	High-level output voltage	S-OUT	4.9			V
VOL	Low-level output voltage	S-OUT	Io ≤1µA		0.1	V
IOH	High-level output current	S-OUT	VOH=4.5V	-100		µA
IOL	Low-level output current	S-OUT	VOL=0.4V	400		µA
VOL1	Low-level output voltage	–O1 – –O8	IOL=200mA		0.5	V
VOL2			IOL=300mA		0.6	V
VOL3			VO=30V (–O1 – –O8: OFF)		50	µA
IOLK	Output leak current	–O1 – –O8	Input: open, All driver outputs: OFF		10	µA
ICC1	Supply current		One driver output is ON.		7.5	mA
ICC2						

**TIMING REQUIREMENTS** (Ta=-20 to 75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
f(T)	Clock frequency	Input duty cycle: 40 – 60%			2	MHz
tw(T)	Clock pulse width		200			ns
tw(L)	Latch pulse width		200			ns
tsu	Data setup time		100			ns
th	Data hold time		100			ns
td(T-L)	Clock-latch time		400			ns
tr(T)	Clock pulse rise time				500	ns
tf(T)	Clock pulse fall time				500	ns

**Bi-CMOS 8-BIT SERIAL-INPUT LATCHED DRIVER****TIMING CHART****SWITCHING CHARACTERISTICS (Ta=25°C, Vcc=5V, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
tPLH	Low-to-high-level output propagation time From input T to output S-OUT	VIH=5V VIL=0V RL(S-OUT)=∞ RL(ON)=100Ω (N=1-8) CL=15pF			0.3	μs
tPHL	High-to-low-level output propagation time From input T to output S-OUT				0.3	μs
tPLH	Low-to-high-level output propagation time From input T to output ON				10	μs
tPHL	High-to-low-level output propagation time From input T to output ON				5	μs
tPLH	Low-to-high-level output propagation time From input EN to output ON				10	μs
tPHL	High-to-low-level output propagation time From input EN to output ON				5	μs

**TEST CIRCUIT****TIMING CHART**

**TYPICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $T_a=25^{\circ}C$ , unless otherwise noted)