MCM54400A-C

Advance Information **1M x 4 CMOS Dynamic RAM** Fast Page Mode Operating Temperature – 40 to + 85°C

The MCM54400A is a 0.7 μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300 mil small outline J-lead (SOJ).

- Three-State Data Output
- Fast Page Mode
- Test Mode

٠

- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54400A-C = 16 ms
 - Fast Access Time (t_{RAC}): MCM54400A-C70 = 70 ns (Max)
- MCM54400A-C80 = 80 ns (Max) • Low Active Power: MCM54400A-C70 = 550 mW (Max) MCM54400A-C80 = 468 mW (Max)
- Low Standby Power Dissipation: MCM54400A-C = 11 mW (Max, TTL Levels) = 5.5 mW (Max, CMOS Levels)



N PACKAGE 300 MIL SOJ CASE 822-03

PIN NAMES

| A0 – A9 | Address Input |
|-----------------|-----------------------|
| DQ0 – DQ3 | Data Input/Output |
| <u>G</u> | Output Enable |
| W | Read/Write Enable |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| V _{CC} | Power Supply (+ 5 V) |
| V _{SS} | Ground |
| | |

PIN ASSIGNMENT

| • • | | | |
|-------------------|--------|------|-------------------|
| | 300 MI | L SO | J |
| DQ0 [| 1 | 26 |] v _{ss} |
| DQ1 [| 2 | 25 |] dq3 |
| WD | 3 | 24 |] DQ2 |
| RAS [| 4 | 23 |] CAS |
| A9 [| 5 | 22 |] <u>G</u> |
| | | | |
| | | | |
| A0 [| 9 | 18 |] A8 |
| A1 🛙 | 10 | 17 |] A7 |
| A2 [| 11 | 16 |] A6 |
| A3 [| 12 | 15 |] A5 |
| V _{CC} [| 13 | 14 |] A4 |
| | | | • |

This document contains information on a new product. Specifications and information herein are subject to change without notice.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|---------------|------|
| Power Supply Voltage | VCC | – 1 to + 7 | V |
| Voltage Relative to V _{SS} for Any Pin Except V _{CC} | V _{in} , V _{out} | – 1 to + 7 | V |
| Data Out Current | lout | 50 | mA |
| Power Dissipation | PD | 700 | mW |
| Operating Temperature Range | Т _А | - 40 to + 85 | °C |
| Storage Temperature Range | T _{stg} | – 55 to + 150 | °C |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = - 40 to + 85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|-----------------|-------|-----|-----|------|
| Supply Voltage (Operating Voltage Range) | VCC | 4.5 | 5.0 | 5.5 | V |
| | V _{SS} | 0 | 0 | 0 | |
| Logic High Voltage, All Inputs | VIH | 2.4 | | 6.5 | V |
| Logic Low Voltage, All Inputs | VIL | - 1.0 | _ | 0.8 | V |

DC CHARACTERISTICS AND SUPPLY CURRENTS

| Charact | eristic | Symbol | Min | Max | Unit | Notes |
|--|--|---------------------|------|-----------|------|-------|
| V _{CC} Power Supply Current | MCM54400A-C70, t _{RC} = 130 ns MCM54400A-C80, t _{RC} = 150 ns | ICC1 | _ | 100 85 | mA | 1, 2 |
| V_{CC} Power Supply Current (Standby) (RAS = \overline{CAS} = V_{IH}) | | ICC2 | — | 2.0 | mA | |
| V _{CC} Power Supply Current During RAS-Or | ly Refresh Cycles (CAS = V _{IH}) MCM54400A-C70, t _{RC} = 130 ns MCM54400A-C80, t _{RC} = 150 ns | ICC3 | _ | 100 85 | mA | 1, 2 |
| V _{CC} Power Supply Current During Fast Page | ge Mode Cycle (RAS = V _{IL}) MCM54400A-C70, tp _C = 45 ns MCM54400A-C80, tp _C = 50 ns | I _{CC4} | _ | 70 60 | mA | 1, 2 |
| V _{CC} Power Supply Current (Standby) (RAS | $\overline{S} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$ | ICC5 | — | 1.0 | mA | |
| V _{CC} Power Supply Current During CAS Be | fore RAS Refresh Cycle MCM54400A-C70, t _{RC} = 130 ns MCM54400A-C80, t _{RC} = 150 ns | ICC6 | | 100 85 | mA | 3 |
| Input Leakage Current (0 V \leq V _{in} \leq 6.5 V) | | l _{lkg(l)} | - 10 | 10 | μΑ | |
| Output Leakage Current (\overline{CAS} = V _{IH} , 0 V \leq | $V_{out} \le 5.5 V$) | l _{lkg(O)} | - 10 | 10 | μΑ | |
| Output High Voltage (I _{OH} = - 5 mA) | | Vон | 2.4 | — | V | |
| Output Low Voltage (I _{OL} = 4.2 mA) | | VOL | — | 0.4 | V | |

NOTES:

1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open. 2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

3. t_{RAS} (max) = 1 μ s is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μ s is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

| Characteristic | Symbol | Max | Unit |
|--|-----------------|-----|------|
| Input Capacitance A0 – A9 | c _{in} | 5 | pF |
| $\overline{G}, \overline{RAS}, \overline{CAS}, \overline{W}$ | | 7 | |
| I/O Capacitance ($\overline{CAS} = V_{IH}$ to Disable Output) DQ0 – DQ3 | Cout | 7 | pF |

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = - 40 to + 85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

| | Sym | bol | MCM54400A-C70 | | MCM54400A-C80 | | | |
|--------------------------------------|---------------------|-------------------|---------------|---------|---------------|---------|------|-------|
| Parameter | Std | Alt | Min | Max | Min | Max | Unit | Notes |
| Random Read or Write Cycle Time | ^t RELREL | ^t RC | 130 | _ | 150 | I – | ns | 5 |
| Read-Write Cycle Time | ^t RELREL | ^t RWC | 185 | _ | 205 | - 1 | ns | 5 |
| Fast Page Mode Cycle Time | ^t CELCEL | ^t PC | 45 | _ | 50 | - 1 | ns | |
| Fast Page Mode Read-Write Cycle Time | ^t CELCEL | ^t PRWC | 100 | _ | 105 | - 1 | ns | |
| Access Time from RAS | ^t RELQV | ^t RAC | — | 70 | _ | 80 | ns | 6, 7 |
| Access Time from CAS | ^t CELQV | ^t CAC | — | 20 | _ | 20 | ns | 6, 8 |
| Access Time from Column Address | ^t AVQV | t _{AA} | — | 35 | _ | 40 | ns | 6, 9 |
| Access Time from Precharge CAS | ^t CEHQV | ^t CPA | — | 40 | — | 45 | ns | 6 |
| CAS to Output in Low-Z | ^t CELQX | ^t CLZ | 0 | _ | 0 | - 1 | ns | 6 |
| Output Buffer and Turn-Off Delay | ^t CEHQZ | ^t OFF | 0 | 20 | 0 | 20 | ns | 10 |
| Transition Time (Rise and Fall) | tT | tT | 3 | 50 | 3 | 50 | ns | |
| RAS Precharge Time | ^t REHREL | ^t RP | 50 | _ | 60 | - | ns | |
| RAS Pulse Width | ^t RELREH | ^t RAS | 70 | 10,000 | 80 | 10,000 | ns | |
| RAS Pulse Width (Fast Page Mode) | ^t RELREH | ^t RASP | 70 | 200,000 | 80 | 200,000 | ns | |
| RAS Hold Time | ^t CELREH | ^t RSH | 20 | — | 20 | - 1 | ns | |
| CAS Hold Time | ^t RELCEH | ^t CSH | 70 | _ | 80 | — | ns | |
| CAS Precharge to RAS Hold Time | ^t CEHREH | ^t RHCP | 40 | _ | 45 | - 1 | ns | |
| CAS Pulse Width | ^t CELCEH | ^t CAS | 20 | 10,000 | 20 | 10,000 | ns | |
| RAS to CAS Delay Time | ^t RELCEL | ^t RCD | 20 | 50 | 20 | 60 | ns | 11 |
| RAS to Column Address Delay Time | ^t RELAV | ^t RAD | 15 | 35 | 15 | 40 | ns | 12 |
| CAS to RAS Precharge Time | ^t CEHREL | ^t CRP | 5 | — | 5 | - 1 | ns | |
| CAS Precharge Time | ^t CEHCEL | tCP | 10 | — | 10 | - | ns | |
| Row Address Setup Time | ^t AVREL | ^t ASR | 0 | — | 0 | - | ns | |
| Row Address Hold Time | ^t RELAX | ^t RAH | 10 | - | 10 | - | ns | |
| Column Address Setup Time | ^t AVCEL | ^t ASC | 0 | - | 0 | - | ns | |
| Column Address Hold Time | ^t CELAX | ^t CAH | 15 | - | 15 | I – | ns | |
| Column Address to RAS Lead Time | ^t AVREH | ^t RAL | 35 | — | 40 | — | ns | |

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} . 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IL}) in a monotonic manner.

4. AC measurements $t_{T} = 5.0$ ns.

5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \le T_A \le 70^{\circ}C$) is ensured.

6. Measured with a current load equivalent to 2 TTL (- 200 μ A, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.

7. Assumes that $t_{RCD} \le t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

10. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .

12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

| | Symbol | | MCM54400A-C70 | | MCM54400A-C80 | | | |
|--|---------------------|-------------------|---------------|----------|---------------|-----|------|-------|
| Parameter | Std | Alt | Min | Max | Min | Max | Unit | Notes |
| Read Command Setup Time | tWHCEL | ^t RCS | 0 | - | 0 | _ | ns | |
| Read Command Hold Time Referenced to \overline{CAS} | ^t CEHWX | ^t RCH | 0 | — | 0 | — | ns | 13 |
| Read Command Hold Time Referenced to RAS | ^t REHWX | ^t RRH | 0 | <u> </u> | 0 | _ | ns | 13 |
| Write Command Hold Time Referenced to CAS | ^t CELWH | ^t WCH | 15 | - | 15 | _ | ns | |
| Write Command Pulse Width | tWLWH | tWP | 15 | - | 15 | _ | ns | |
| Write Command to RAS Lead Time | ^t WLREH | ^t RWL | 20 | - | 20 | _ | ns | |
| Write Command to CAS Lead Time | tWLCEH | tCWL | 20 | — | 20 | _ | ns | |
| Data in Setup Time | ^t DVCEL | tDS | 0 | <u> </u> | 0 | _ | ns | 14 |
| Data in Hold Time | ^t CELDX | ^t DH | 15 | - | 15 | _ | ns | 14 |
| Refresh Period | ^t RVRV | ^t RFSH | | 16 | _ | 16 | ms | |
| Write Command Setup Time | ^t WLCEL | twcs | 0 | — | 0 | _ | ns | 15 |
| CAS to Write Delay | ^t CELWL | ^t CWD | 50 | - | 50 | _ | ns | 15 |
| RAS to Write Delay | ^t RELWL | ^t RWD | 100 | - 1 | 110 | _ | ns | 15 |
| Column Address to Write Delay Time | t _{AVWL} | t _{AWD} | 65 | — | 70 | _ | ns | 15 |
| CAS Precharge to Write Delay Time (Page Mode) | ^t CEHWL | ^t CPWD | 70 | <u> </u> | 75 | _ | ns | 15 |
| CAS Setup Time for CAS Before RAS Refresh | ^t RELCEL | ^t CSR | 5 | — | 5 | — | ns | |
| CAS Hold Time for CAS Before RAS Refresh | ^t RELCEH | ^t CHR | 15 | <u> </u> | 15 | _ | ns | |
| RAS Precharge to CAS Active Time | ^t REHCEL | ^t RPC | 0 | — — | 0 | _ | ns | |
| CAS Precharge Time for CAS Before RAS Counter Test | ^t CEHCEL | ^t CPT | 40 | - | 40 | — | ns | |
| RAS Hold Time Referenced to G | ^t GLREH | ^t ROH | 10 | - | 10 | _ | ns | |
| G Access Time | ^t GLQV | tGA | _ | 20 | - | 20 | ns | |
| G to Data Delay | ^t GLHDX | ^t GD | 20 | - | 20 | _ | ns | |
| Output Buffer Turn-Off Delay Time from \overline{G} | ^t GHQZ | tGZ | 0 | 20 | 0 | 20 | ns | 10 |
| G Command Hold Time | tWLGL | tGH | 20 | <u> </u> | 20 | _ | ns | |
| Write Command Setup Time (Test Mode) | tWLREL | tWTS | 10 | - | 10 | _ | ns | |
| Write Command Hold Time (Test Mode) | ^t RELWH | twтн | 10 | — | 10 | _ | ns | |
| Write to \overline{RAS} Precharge Time (\overline{CAS} Before \overline{RAS} Refresh) | ^t WHREL | ^t WRP | 10 | - | 10 | — | ns | |
| Write to RAS Hold Time (CAS Before RAS Refresh) | ^t RELWL | twrh | 10 | <u> </u> | 10 | _ | ns | |

NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

14. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{W} leading edge in late write or read-write cycles.

15. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} \ge t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} \ge t_{CWD} (min), t_{RWD} \ge t_{RWD} (min), t_{AWD} \ge t_{AWD} (min), and t_{CPWD} \ge t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE









RAS-ONLY REFRESH CYCLE (W and G are Don't Care)



CAS BEFORE RAS REFRESH CYCLE(G and A0 – A9 are Don't Care)





HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the $1M \times 4$ RAM: **RAS-only refresh cycle**, **CAS before RAS refresh cycle**, and **page mode**. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}), t_{RCS} (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (\overline{G}) control read access time: CAS must be active before or at t_{RCD} maximum and \overline{G} must be active t_{RAC}-t_{GA} (both minimum) after RAS active transition to guarantee valid data out (Q) at t_{RAC} (access time from RAS active transition). If the t_{RCD} maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the CAS or \overline{G} clock active transition (t_{CAC} or t_{GA}).

The \overline{RAS} and \overline{CAS} clocks must remain active for minimum times of t_{RAS} and t_{CAS}, respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after \overline{RAS} or \overline{CAS} inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (VIL). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) \leq t_{RAS}, if other timing minimums (t_{RCD}, t_{RWL}, and t_T) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL}, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for t_{GH} after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC}. Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL}. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A-C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A-C. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A-C.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoder. Three other methods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 \overline{CAS} before \overline{RAS} refresh is enabled by bringing \overline{CAS} active before \overline{RAS} . This clock order activates an internal

refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS** before **RAS** refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 3. Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.



Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of

TEST MODE TRUTH TABLE

| D | B0, B1 | B2, B3 | B4, B5 | B6, B7 | Q |
|--------|--------|--------|--------|--------|--------|
| 0 1 | 0 1 | 0 1 | 0 1 | 0 1 | 1 1 |
| — | | 0 | | | |

the device. See following truth table and test mode block diagram.

 \overline{W} , \overline{CAS} before \overline{RAS} timing puts the device in Test Mode as shown in the test mode timing diagram. A \overline{CAS} before \overline{RAS} or a \overline{RAS} -only refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a \overline{W} , \overline{CAS} before \overline{RAS} refresh cycle which uses internal refresh address counter.

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = – 40 to 85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

| | Sym | bol | MCM544 | 00A-C70 | MCM544 | 00A-C80 | -C80 | |
|----------------------------------|---------------------|-------------------|--------|---------|--------|---------|------|-------|
| Parameter | Std | Alt | Min | Max | Min | Max | Unit | Notes |
| Random Read or Write Cycle Time | ^t RELREL | ^t RC | 135 | — | 155 | — | ns | 5 |
| Fast Page Mode Cycle Time | ^t CELCEL | tPC | 50 | — | 55 | — | ns | |
| Access Time from RAS | ^t RELQV | ^t RAC | — | 75 | — | 85 | ns | 6, 7 |
| Access Time from CAS | ^t CELQV | ^t CAC | — | 25 | — | 25 | ns | 6, 8 |
| Access Time from Column Address | ^t AVQV | t _{AA} | — | 40 | — | 45 | ns | 6, 9 |
| Access Time from Precharge CAS | ^t CEHQV | ^t CPA | — | 45 | — | 50 | ns | 6 |
| RAS Pulse Width | ^t RELREH | ^t RAS | 75 | 10 k | 85 | 10 k | ns | |
| RAS Pulse Width (Fast Page Mode) | ^t RELREH | ^t RASP | 75 | 200 k | 85 | 200 k | ns | |
| RAS Hold Time | ^t CELREH | ^t RSH | 25 | — | 25 | — | ns | |
| CAS Hold Time | ^t RELCEH | ^t CSH | 75 | — | 85 | — | ns | |
| CAS Precharge to RAS Hold Time | ^t CEHREH | ^t RHCP | 45 | — | 50 | — | ns | |
| CAS Pulse Width | ^t CELCEH | ^t CAS | 25 | 10 k | 25 | 10 k | ns | |
| Column Address to RAS Lead Time | ^t AVREH | ^t RAL | 40 | — | 45 | — | ns | |

NOTES:

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.

2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IL}) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (-40°C ≤ T_A ≤ 85°C) is ensured.

6. Measured with a current load equivalent to 2 TTL (- 200 μ A, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.

7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

 \overline{W} , \overline{CAS} BEFORE \overline{RAS} REFRESH CYCLE (TEST MODE ENTRY) (\overline{G} and A0 – A9 are Don't Care)



 $\begin{array}{l} \text{TEST MODE} - \text{READ CYCLE} \\ (\overline{\text{G}} = \text{Low}) \end{array}$





t AA

^t CPA

VALID

DATA OUT

^t OFF

^tCAC

VALID

DATA OUT

-^t AA

t RAC

^tCLZ ->

<-^tCAC →

[∔] t _{OFF}

VALID

DATA OUT

tCLZ

AA -

^tCPA

<_^t cac →

Q (DATA OUT) ${V_{
m OH} - \over V_{
m OL} -}$





ORDERING INFORMATION

(Order by Full Part Number)



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and the are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MCM54400A-C/D

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

