

Advance Information

1M x 4 CMOS Dynamic RAM

Fast Page Mode


Operating Temperature – 40 to + 85°C

The MCM54400A is a 0.7μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300 mil small outline J-lead (SOJ).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$ -Only Refresh
- CAS Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54400A-C = 16 ms
- Fast Access Time (t_{RAC}): MCM54400A-C70 = 70 ns (Max)
MCM54400A-C80 = 80 ns (Max)
- Low Active Power: MCM54400A-C70 = 550 mW (Max)
MCM54400A-C80 = 468 mW (Max)
- Low Standby Power Dissipation:
MCM54400A-C = 11 mW (Max, TTL Levels)
= 5.5 mW (Max, CMOS Levels)

MCM54400A-C



N PACKAGE
300 MIL SOJ
CASE 822-03

PIN NAMES

A0 – A9	Address Input
DQ0 – DQ3	Data Input/Output
$\overline{\text{G}}$	Output Enable
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS}}$	Row Address Strobe
CAS	Column Address Strobe
VCC	Power Supply (+ 5 V)
VSS	Ground

PIN ASSIGNMENT


300 MIL SOJ

DQ0	1	26	VSS
DQ1	2	25	DQ3
$\overline{\text{W}}$	3	24	DQ2
$\overline{\text{RAS}}$	4	23	$\overline{\text{CAS}}$
A9	5	22	$\overline{\text{G}}$
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
VCC	13	14	A4

This document contains information on a new product. Specifications and information herein are subject to change without notice.



BLOCK DIAGRAM

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	− 1 to + 7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	− 1 to + 7	V
Data Out Current	I_{out}	50	mA
Power Dissipation	P_D	700	mW
Operating Temperature Range	T_A	− 40 to + 85	°C
Storage Temperature Range	T_{stg}	− 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	
Logic High Voltage, All Inputs	V_{IH}	2.4	—	6.5	V
Logic Low Voltage, All Inputs	V_{IL}	-1.0	—	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM54400A-C70, $t_{RC} = 130 \text{ ns}$ MCM54400A-C80, $t_{RC} = 150 \text{ ns}$	I_{CC1}	— —	100 85	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	—	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} -Only Refresh Cycles ($\overline{CAS} = V_{IH}$) MCM54400A-C70, $t_{RC} = 130 \text{ ns}$ MCM54400A-C80, $t_{RC} = 150 \text{ ns}$	I_{CC3}	— —	100 85	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{RAS} = V_{IL}$) MCM54400A-C70, $t_{PC} = 45 \text{ ns}$ MCM54400A-C80, $t_{PC} = 50 \text{ ns}$	I_{CC4}	— —	70 60	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$)	I_{CC5}	—	1.0	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM54400A-C70, $t_{RC} = 130 \text{ ns}$ MCM54400A-C80, $t_{RC} = 150 \text{ ns}$	I_{CC6}	— —	100 85	mA	3
Input Leakage Current ($0 \text{ V} \leq V_{in} \leq 6.5 \text{ V}$)	$I_{kg}(I)$	-10	10	μA	
Output Leakage Current ($\overline{CAS} = V_{IH}$, $0 \text{ V} \leq V_{out} \leq 5.5 \text{ V}$)	$I_{kg}(O)$	-10	10	μA	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	V_{OH}	2.4	—	V	
Output Low Voltage ($I_{OL} = 4.2 \text{ mA}$)	V_{OL}	—	0.4	V	

NOTES:

- Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
- $t_{RAS}(\text{max}) = 1 \mu\text{s}$ is only applied to refresh of battery-back up. $t_{RAS}(\text{max}) = 10 \mu\text{s}$ is applied to functional operating.

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V}$, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A9 \overline{G} , \overline{RAS} , \overline{CAS} , \overline{W}	C_{in}	5	pF
		7	
I/O Capacitance ($\overline{CAS} = V_{IH}$ to Disable Output) DQ0 – DQ3	C_{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = – 40 to + 85°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM54400A-C70		MCM54400A-C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RELREL}	t _{RC}	130	—	150	—	ns	5
Read-Write Cycle Time	t _{RELREL}	t _{RWC}	185	—	205	—	ns	5
Fast Page Mode Cycle Time	t _{CELCEL}	t _{PC}	45	—	50	—	ns	
Fast Page Mode Read-Write Cycle Time	t _{CELCEL}	t _{PRWC}	100	—	105	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RELQV}	t _{RAC}	—	70	—	80	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CELQV}	t _{CAC}	—	20	—	20	ns	6, 8
Access Time from Column Address	t _{AVQV}	t _{AA}	—	35	—	40	ns	6, 9
Access Time from Precharge $\overline{\text{CAS}}$	t _{CEHQV}	t _{CPA}	—	40	—	45	ns	6
$\overline{\text{CAS}}$ to Output in Low-Z	t _{CELQX}	t _{CLZ}	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t _{CEHQZ}	t _{OFF}	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{REHREL}	t _{RP}	50	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RELREH}	t _{RAS}	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RELREH}	t _{RASP}	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{CELREH}	t _{RSH}	20	—	20	—	ns	
$\overline{\text{CAS}}$ Hold Time	t _{RELCEH}	t _{CSH}	70	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{RAS}}$ Hold Time	t _{CEHREH}	t _{RHCP}	40	—	45	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CELCEH}	t _{CAS}	20	10,000	20	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RELCEL}	t _{RCD}	20	50	20	60	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	35	15	40	ns	12
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CEHREL}	t _{CRP}	5	—	5	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CEHCEL}	t _{CP}	10	—	10	—	ns	
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{AVCEL}	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CELAX}	t _{CAH}	15	—	15	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{AVREH}	t _{RAL}	35	—	40	—	ns	

NOTES:

(continued)

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
2. An initial pause of 200 μ s is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements t_T = 5.0 ns.
5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
6. Measured with a current load equivalent to 2 TTL (– 200 μ A, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
7. Assumes that t_{RCD} ≤ t_{RCD} (max).
8. Assumes that t_{RCD} ≥ t_{RCD} (max).
9. Assumes that t_{RAD} ≥ t_{RAD} (max).
10. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Symbol		MCM54400A-C70		MCM54400A-C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Read Command Setup Time	t _{WHCEL}	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CEHWX}	t _{RCH}	0	—	0	—	ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{REHWX}	t _{RRH}	0	—	0	—	ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CELWH}	t _{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t _{WLWH}	t _{WP}	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WLREH}	t _{RWL}	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{WLCEH}	t _{CWL}	20	—	20	—	ns	
Data in Setup Time	t _{DVCEL}	t _{DS}	0	—	0	—	ns	14
Data in Hold Time	t _{CELDX}	t _{DH}	15	—	15	—	ns	14
Refresh Period	t _{RVRV}	t _{RFSH}	—	16	—	16	ms	
Write Command Setup Time	t _{WLCEL}	t _{WCS}	0	—	0	—	ns	15
$\overline{\text{CAS}}$ to Write Delay	t _{CELWL}	t _{CWD}	50	—	50	—	ns	15
$\overline{\text{RAS}}$ to Write Delay	t _{RELWL}	t _{RWD}	100	—	110	—	ns	15
Column Address to Write Delay Time	t _{AVWL}	t _{AWD}	65	—	70	—	ns	15
$\overline{\text{CAS}}$ Precharge to Write Delay Time (Page Mode)	t _{CEHWL}	t _{CPWD}	70	—	75	—	ns	15
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RELCEL}	t _{CSR}	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RELCEH}	t _{CHR}	15	—	15	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t _{REHCEL}	t _{RPC}	0	—	0	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Test	t _{CEHCEL}	t _{CPT}	40	—	40	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{G}}$	t _{GLREH}	t _{ROH}	10	—	10	—	ns	
$\overline{\text{G}}$ Access Time	t _{GLQV}	t _{GA}	—	20	—	20	ns	
$\overline{\text{G}}$ to Data Delay	t _{GLHDX}	t _{GD}	20	—	20	—	ns	
Output Buffer Turn-Off Delay Time from $\overline{\text{G}}$	t _{GHQZ}	t _{GZ}	0	20	0	20	ns	10
$\overline{\text{G}}$ Command Hold Time	t _{WLGL}	t _{GH}	20	—	20	—	ns	
Write Command Setup Time (Test Mode)	t _{WLREL}	t _{WTS}	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	t _{RELWH}	t _{WTH}	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{WHREL}	t _{WRP}	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{RELWL}	t _{WRH}	10	—	10	—	ns	


NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in late write or read-write cycles.
15. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




$\overline{\text{G}}$ CONTROLLED WRITE CYCLE




READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE



FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE

($\overline{\text{W}}$ and $\overline{\text{G}}$ are Don't Care)




$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE


($\overline{\text{G}}$ and A0 – A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{RAS}}$) and column address strobe ($\overline{\text{CAS}}$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This “gate” feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the 1M x 4 RAM: **$\overline{\text{RAS}}$ -only refresh cycle**, **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle**, and **page mode**. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: “normal” random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write ($\overline{\text{W}}$) input level must be high (V_{IH}), t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable ($\overline{\text{OE}}$) control read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum and $\overline{\text{OE}}$ must be active $t_{\text{RAC}}-t_{\text{GA}}$ (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded and/or $\overline{\text{OE}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ clock active transition (t_{CAC} or t_{GA}).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for minimum times of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once

$\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ clocks are active. When either the $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{\text{W}}$ to active (V_{IL}). Early and late write modes are distinguished by the active transition of $\overline{\text{W}}$, with respect to $\overline{\text{CAS}}$. Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by $\overline{\text{W}}$ active transition at minimum time t_{WCS} before $\overline{\text{CAS}}$ active transition. Data in (D) is referenced to $\overline{\text{CAS}}$ in an early write cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because $\overline{\text{W}}$ active transition precedes or coincides with $\overline{\text{CAS}}$ active transition, keeping data-out buffers and $\overline{\text{OE}}$ disabled.

A late write cycle (referred to as $\overline{\text{G}}$ -controlled write) occurs when $\overline{\text{W}}$ active transition is made after $\overline{\text{CAS}}$ active transition. $\overline{\text{W}}$ active transition could be delayed for almost 10 microseconds after $\overline{\text{CAS}}$ active transition, ($t_{\text{RCD}} + t_{\text{CWD}} + t_{\text{RWL}} + 2t_{\text{T}} \leq t_{\text{RAS}}$, if other timing minimums (t_{RCD} , t_{RWL} , and t_{T}) are maintained. D is referenced to $\overline{\text{W}}$ active transition in a late write cycle. Output buffers are enabled by $\overline{\text{CAS}}$ active transition but outputs are switched off by $\overline{\text{G}}$ inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ must remain active for t_{RWL} and t_{CWL} , respectively, after $\overline{\text{W}}$ active transition to complete the write cycle. $\overline{\text{G}}$ must remain inactive for t_{GH} after $\overline{\text{W}}$ active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except $\overline{\text{W}}$ must remain high for t_{CWD} minimum after the $\overline{\text{CAS}}$ active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_{RAC} . Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_{IH} and V_{IL} . The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the

timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum t_{CP} , while $\overline{\text{RAS}}$ remains low (V_{IL}). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASp} . Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A-C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A-C. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A-C.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoder. Three other methods of refresh, **$\overline{\text{RAS}}$ -only refresh**, **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh**, and **hidden refresh** are available on this device for greater system flexibility.

$\overline{\text{RAS}}$ -Only Refresh

$\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal

refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode cycle) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram**.

The test can be performed after a minimum of eight **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$** initialization cycles. Test procedure:

1. Write "0"s into all memory cells with normal write mode.
2. Select a column address, read "0" out and write "1" into the cell by performing the **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, read-write cycle**. Repeat this operation 1024 times.
3. Read the "1"s which were written in step 2 in normal read mode.
4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, read-write cycle**. Repeat this operation 1024 times.
5. Read "0"s which were written in step 4 in normal read mode.
6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of

the device. See following truth table and test mode block diagram.

\overline{W} , \overline{CAS} before \overline{RAS} timing puts the device in **Test Mode** as shown in the test mode timing diagram. A \overline{CAS} before \overline{RAS} or a **RAS-only refresh cycle** puts the device back in normal mode. Refresh is performed in test mode by using a **\overline{W} , \overline{CAS} before \overline{RAS} refresh cycle** which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0	0	0	1
1	1	1	1	1	1
—	Any Other				0

TEST MODE

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0\text{ V} \pm 10\%$, $T_A = -40$ to 85°C , Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


Parameter	Symbol		MCM54400A-C70		MCM54400A-C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RELREL}	t_{RC}	135	—	155	—	ns	5
Fast Page Mode Cycle Time	t_{CELCEL}	t_{PC}	50	—	55	—	ns	
Access Time from \overline{RAS}	t_{RELQV}	t_{RAC}	—	75	—	85	ns	6, 7
Access Time from \overline{CAS}	t_{CELQV}	t_{CAC}	—	25	—	25	ns	6, 8
Access Time from Column Address	t_{AVQV}	t_{AA}	—	40	—	45	ns	6, 9
Access Time from Precharge \overline{CAS}	t_{CEHQV}	t_{CPA}	—	45	—	50	ns	6
\overline{RAS} Pulse Width	t_{RELREH}	t_{RAS}	75	10 k	85	10 k	ns	
\overline{RAS} Pulse Width (Fast Page Mode)	t_{RELREH}	t_{RASP}	75	200 k	85	200 k	ns	
\overline{RAS} Hold Time	t_{CELREH}	t_{RSH}	25	—	25	—	ns	
\overline{CAS} Hold Time	t_{RELCEH}	t_{CSH}	75	—	85	—	ns	
\overline{CAS} Precharge to \overline{RAS} Hold Time	t_{CEHREH}	t_{RHCP}	45	—	50	—	ns	
\overline{CAS} Pulse Width	t_{CELCEH}	t_{CAS}	25	10 k	25	10 k	ns	
Column Address to \overline{RAS} Lead Time	t_{AVREH}	t_{RAL}	40	—	45	—	ns	

NOTES:

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
2. An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements $t_T = 5.0\text{ ns}$.
5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range ($-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$) is ensured.
6. Measured with a current load equivalent to 2 TTL ($-200\text{ }\mu\text{A}$, $+4\text{ mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0\text{ V}$ and $V_{OL} = 0.8\text{ V}$.
7. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$.
8. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
9. Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$.


\overline{W} , \overline{CAS} BEFORE \overline{RAS} REFRESH CYCLE (TEST MODE ENTRY)

(\overline{G} and A0 – A9 are Don't Care)



TEST MODE — READ CYCLE

(\overline{G} = Low)




The diagram illustrates the timing relationships for a 256K16 DRAM. The signals shown are:

- RAS**: Row Address Strobe, with parameters t_{RAS} (pulse width) and t_{RC} (refresh interval).
- CAS**: Column Address Strobe, with parameters t_{CAS} (pulse width) and t_{RCD} (row-to-column delay).
- ADDRESSES**: Split into ROW ADDRESS and COLUMN ADDRESS. Parameters include t_{ASR} , t_{ASC} , t_{RAH} , t_{RAL} , t_{CAH} , and t_{RAD} .
- W**: Write Enable, with parameters t_{WCS} , t_{WP} , t_{CWL} , t_{WCH} , and t_{RWL} .
- G**: Ground reference signal.
- DQ0 - DQ3**: Data bus, showing VALID DATA IN and HIGH Z states, with parameters t_{DS} and t_{DH} .


Other timing parameters shown include t_{CRP} (CAS to RAS precharge), t_{RSH} (RAS to CAS delay), t_{CSH} (CAS to RAS delay), and t_{RP} (RAS precharge).

[illegible]

MOTOROLA DRAM



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION


(Order by Full Part Number)

Motorola Memory Prefix **MCM** **54400A-C** **X** **XX** **XX** Shipping Method (R2 = Tape and Reel, Blank = Rails)
 Part Number _____ Speed (70 = 70 ns, 80 = 80 ns)
 _____ Package (N = 300 mil SOJ)

Full Part Numbers — MCM54400ANC70 MCM54400ANC70R2
 MCM54400ANC80 MCM54400ANC80R2

PACKAGE DIMENSIONS


N PACKAGE
300 MIL SOJ
CASE 822-03



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIM R TO BE DETERMINED AT DATUM -T-.
5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.
6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
B	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
H	—		0.50	
K	0.89	1.14	0.035	0.045
L	2.54 BSC		0.100 BSC	
M	0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



◇ CODELINE TO BE PLACED HERE

MCM54400A-C/D

