# 1M x 4 CMOS Dynamic RAM Fast Page Mode

The MCM54400A is a 0.7 $\mu$  CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package (SOJ), and a 300 mil thin-small-outline package (TSOP).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
  - 1024 Cycle Refresh: MCM54400A = 16 ms MCM5L4400A = 128 ms
- Fast Access Time (t<sub>RAC</sub>): MCM54400A-60 and MCM5L4400A-60 = 60 ns (Max) MCM54400A-70 and MCM5L4400A-70 = 70 ns (Max) MCM54400A-80 and MCM5L4400A-80 = 80 ns (Max)
- Low Active Power Dissipation: MCM54400A-60 and MCM5L4400A-60 = 660 mW (Max) MCM54400A-70 and MCM5L4400A-70 = 550 mW (Max) MCM54400A-80 and MCM5L4400A-80 = 468 mW (Max)
- Low Standby Power Dissipation: MCM54400A and MCM5L400A = 11 mW (Max, TTL Levels) MCM54400A = 5.5 mW (Max, CMOS Levels) MCM5L4400A = 1.1 mW (Max, CMOS Levels)





A0 – A9 Address Input
DQ0 – DQ3 Data Input
G Output Enable
W Read/Write Enable
RAS Row Address Strobe
CAS Column Address Strobe
V <sub>CC</sub> Power Supply (+ 5 V)
V <sub>SS</sub> Ground

PIN ASSIGNMENTS									
300	300 MIL SOJ/TSOP								
DQ0 [	1	26	□ v <sub>ss</sub>						
DQ1 [	2	25	🛛 раз						
$\overline{w}$ [	3	24	DQ2						
RAS [	4	23							
A9 [	5	22	D <u>a</u>						
ao [	9	18	D A8						
A1 [	10	17	D A7						
A2 [	11	16	D A6						
A3 [	12	15	D A5						
аз [ V <sub>CC</sub> [	13	14	D A4						
			1						





# ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 1 to + 7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	– 1 to + 7	V
Data Output Current	l <sub>out</sub>	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	т <sub>А</sub>	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	– 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

# **RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to $\mathsf{V}_{SS}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4		6.5	V
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V

# DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC}$ Power Supply Current MCM54400A-60 and MCM5L4400A-60, $t_{RC}$ = 110 ns MCM54400A-70 and MCM5L4400A-70, $t_{RC}$ = 130 ns MCM54400A-80 and MCM5L4400A-80, $t_{RC}$ = 150 ns	ICC1		120 100 85	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) (RAS = CAS = V <sub>IH</sub> )	ICC2	—	2.0	mA	
$V_{CC}$ Power Supply Current During $\overline{RAS}$ -Only Refresh Cycles ( $\overline{CAS}$ = $V_{IH}$ ) MCM54400A-60 and MCM5L4400A-60, $t_{RC}$ = 110 ns MCM54400A-70 and MCM5L4400A-70, $t_{RC}$ = 130 ns MCM54400A-80 and MCM5L4400A-80, $t_{RC}$ = 150 ns	ICC3		120 100 85	mA	1, 2
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle ( $\overline{RAS}$ = $V_{IL}$ ) MCM54400A-60 and MCM5L4400A-60, $t_{PC}$ = 45 ns MCM54400A-70 and MCM5L4400A-70, $t_{PC}$ = 45 ns MCM54400A-80 and MCM5L4400A-80, $t_{PC}$ = 50 ns	I <sub>CC4</sub>		70 70 60	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2$ V) MCM54400A MCM5L4400A	ICC5	_	1.0 200	mA μA	
$V_{CC}$ Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle MCM54400A-60 and MCM5L4400A-60, $t_{RC}$ = 110 ns MCM54400A-70 and MCM5L4400A-70, $t_{RC}$ = 130 ns MCM54400A-80 and MCM5L4400A-80, $t_{RC}$ = 150 ns	ICC6		120 100 85	mA	1
$ \begin{array}{l} V_{CC} \mbox{ Power Supply Current, Battery Backup Mode} & \mbox{ MCM5L4400A Only} \\ (t_{RC} = 125  \mu s; \mbox{ CAS} = \mbox{ CAS} \mbox{ Before RAS} \mbox{ Cycling or } 0.2 \ V;  \overline{G},  \overline{W} =  V_{CC} - 0.2 \ V; \\ \mbox{ A0} -  A9 =  V_{CC} - 0.2 \ V \mbox{ or } 0.2 \ V;  DQ0 -  DQ3 =  V_{CC} - 0.2 \ V \mbox{ or } 0.2 \ V \mbox{ or } 0.2 \ V; \\  t_{RAS} = \mbox{ Min to } 300 \ ms) \end{array} $	ICC7	_	300	μA	1, 3
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ 6.5 V)	l <sub>lkg(l)</sub>	- 10	10	μA	
Output Leakage Current ( $\overline{CAS}$ = V <sub>IH</sub> , 0 V $\leq$ V <sub>out</sub> $\leq$ 5.5 V)	I <sub>lkg(O)</sub>	- 10	10	μΑ	
Output High Voltage (I <sub>OH</sub> = - 5 mA)	VOH	2.4	—	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.

2. Column address can be changed once or less while  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .

3.  $t_{RAS}$  (max) = 1 µs is only applied to refresh of battery-back up.  $t_{RAS}$  (max) = 10 µs is applied to functional operating.

### **CAPACITANCE** (f = 1.0 MHz, $T_A = 25^{\circ}C$ , $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A9	C <sub>in</sub>	5	pF
$\overline{G}, \overline{RAS}, \overline{CAS}, \overline{W}$		7	
I/O Capacitance ( $\overline{CAS} = V_{IH}$ to Disable Output) DQ0 – DQ3	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	loc		MCM54400A-60 MCM5L4400A-60								
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes		
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	110	—	130	—	150	—	ns	5		
Read-Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RWC	165	—	185	—	205	—	ns	5		
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	<sup>t</sup> PC	45	—	45	—	50	—	ns			
Fast Page Mode Read-Write Cycle Time	<sup>t</sup> CELCEL	<sup>t</sup> PRWC	95	—	100		105	—	ns			
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	—	60	—	70	—	80	ns	6, 7		
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	—	20	—	20	—	20	ns	6, 8		
Access Time from Column Address	<sup>t</sup> AVQV	tAA	—	30	—	35	—	40	ns	6, 9		
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	—	40	—	40	—	45	ns	6		
CAS to Output in Low-Z	<sup>t</sup> CELQX	<sup>t</sup> CLZ	0	—	0	—	0	—	ns	6		
Output Buffer and Turn-Off Delay	<sup>t</sup> CEHQZ	tOFF	0	20	0	20	0	20	ns	10		
Transition Time (Rise and Fall)	tT	tT	3	50	3	50	3	50	ns			
RAS Precharge Time	<sup>t</sup> REHREL	<sup>t</sup> RP	40	—	50	—	60	—	ns			
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	60	10 k	70	10 k	80	10 k	ns			
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	<sup>t</sup> RASP	60	200 k	70	200 k	80	200 k	ns			
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	20	—	20	—	20	—	ns			
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	60	—	70	—	80	—	ns			
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	40	—	40	—	45	—	ns			
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	20	10 k	20	10 k	20	10 k	ns			
RAS to CAS Delay Time	<sup>t</sup> RELCEL	<sup>t</sup> RCD	20	40	20	50	20	60	ns	11		
RAS to Column Address Delay Time	<sup>t</sup> RELAV	<sup>t</sup> RAD	15	30	15	35	15	40	ns	12		
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	<sup>t</sup> CRP	5	—	5	—	5	—	ns			
CAS Precharge Time	<sup>t</sup> CEHCEL	<sup>t</sup> CP	10	—	10	—	10	—	ns			
Row Address Setup Time	<sup>t</sup> AVREL	<sup>t</sup> ASR	0	—	0	—	0	-	ns			
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	—	10	—	10	—	ns			
Column Address Setup Time	<sup>t</sup> AVCEL	tASC	0	—	0	—	0	—	ns			
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	15	—	15	—	15	-	ns			
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	30	—	35	—	40	_	ns			

NOTES:

(continued)

1.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ . 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VI<sub>H</sub> and VI<sub>L</sub> (or between VI<sub>L</sub> and VI<sub>H</sub>) in a monotonic manner.

4. AC measurements  $t_{T} = 5.0$  ns.

5. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \le T_A \le 70^{\circ}C$ ) is assured.

6. Measured with a current load equivalent to 2 TTL (- 200  $\mu$ A, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.

7. Assumes that  $t_{RCD} \leq t_{RCD}$  (max).

8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).

9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).

10. tOFF (max) and/or tGZ (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the  $t_{RCD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .

12. Operation within the  $t_{RAD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max), then access time is controlled exclusively by  $t_{AA}$ .

#### READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Syml	loc		400A-60 4400A-60		400A-70 I400A-70		400A-80 4400A-80		
Parameter	Std	Alt	Min	Min Max		Min Max		Min Max		Notes
Read Command Setup Time	<sup>t</sup> WHCEL	<sup>t</sup> RCS	0	—	0	—	0	- 1	ns	
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>t</sup> RCH	0	-	0	_	0	-	ns	13
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	-	0	_	0	-	ns	13
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	10	-	15	—	15	-	ns	
Write Command Pulse Width	twlwh	tWP	10	—	15	—	15	—	ns	
Write Command to RAS Lead Time	<sup>t</sup> WLREH	<sup>t</sup> RWL	20	—	20	—	20	—	ns	
Write Command to CAS Lead Time	<sup>t</sup> WLCEH	tCWL	20	—	20	—	20	—	ns	
Data in Setup Time	<sup>t</sup> DVCEL	<sup>t</sup> DS	0	—	0	—	0	—	ns	14
Data in Hold Time	<sup>t</sup> CELDX	<sup>t</sup> DH	15	—	15	_	15	—	ns	14
Refresh Period MCM54400A MCM5L4400A	<sup>t</sup> RVRV	<sup>t</sup> RFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	tWCS	0	—	0	—	0	—	ns	15
CAS to Write Delay	<sup>t</sup> CELWL	<sup>t</sup> CWD	50	—	50	—	50	—	ns	15
RAS to Write Delay	<sup>t</sup> RELWL	<sup>t</sup> RWD	90	—	100	—	110	—	ns	15
Column Address to Write Delay Time	<sup>t</sup> AVWL	<sup>t</sup> AWD	60	—	65	—	70	—	ns	15
CAS Precharge to Write Delay Time (Page Mode)	<sup>t</sup> CEHWL	<sup>t</sup> CPWD	70	-	70	_	75	-	ns	15
CAS Setup Time for CAS Before RAS Refresh	<sup>t</sup> RELCEL	<sup>t</sup> CSR	5	-	5	—	5	-	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	<sup>t</sup> CHR	15	-	15	—	15	-	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	<sup>t</sup> RPC	0	—	0	—	0	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	<sup>t</sup> CEHCEL	<sup>t</sup> CPT	30	-	40	_	40	-	ns	
$\overline{RAS}$ Hold Time Referenced to $\overline{G}$	<sup>t</sup> GLREH	<sup>t</sup> ROH	10	_	10	—	10	—	ns	
G Access Time	<sup>t</sup> GLQV	<sup>t</sup> GA	—	20	_	20	—	20	ns	
$\overline{G}$ to Data Delay	<sup>t</sup> GLHDX	<sup>t</sup> GD	20	—	20	—	20	—	ns	
Output Buffer Turn-Off Delay Time from $\overline{G}$	<sup>t</sup> GHQZ	<sup>t</sup> GZ	0	20	0	20	0	20	ns	10
G Command Hold Time	tWLGL	<sup>t</sup> GH	20	—	20	—	20	—	ns	
Write Command Setup Time (Test Mode)	<sup>t</sup> WLREL	<sup>t</sup> WTS	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	<sup>t</sup> WTH	10	_	10	_	10	_	ns	
Write to $\overline{RAS}$ Precharge Time ( $\overline{CAS}$ Before $\overline{RAS}$ Refresh)	<sup>t</sup> WHREL	<sup>t</sup> WRP	10	_	10	_	10	_	ns	
Write to $\overline{RAS}$ Hold Time ( $\overline{CAS}$ Before $\overline{RAS}$ Refresh)	<sup>t</sup> RELWL	twrh	10	-	10		10	-	ns	

NOTES:

13. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

14. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{W}$  leading edge in late write or read-write cycles.

15. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub>  $\ge$  t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub>  $\ge$  t<sub>CWD</sub> (min), t<sub>RWD</sub>  $\ge$  t<sub>RWD</sub> (min), t<sub>AWD</sub>  $\ge$  t<sub>AWD</sub> (min), and t<sub>CPWD</sub>  $\ge$  t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE





**G** CONTROLLED WRITE CYCLE



**READ-WRITE CYCLE** 







# **RAS-ONLY REFRESH CYCLE** ( $\overline{W}$ and $\overline{G}$ are Don't Care)



CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)









#### **DEVICE INITIALIZATION**

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V<sub>IL</sub>, t<sub>RCD</sub> minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This "gate" feature on the external  $\overline{CAS}$  clock enables the internal  $\overline{CAS}$  line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

There are three other variations in addressing the 1M x 4 RAM:  $\overrightarrow{RAS}$ -only refresh cycle,  $\overrightarrow{CAS}$  before  $\overrightarrow{RAS}$  refresh cycle, and page mode. All three are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write ( $\overline{W}$ ) input level must be high ( $V_{IH}$ ), t<sub>RCS</sub> (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable ( $\overline{G}$ ) control read access time: CAS must be active before or at tRCD maximum and  $\overline{G}$  must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or  $\overline{G}$  active transition does not occur in time, read access time is determined by either the CAS or  $\overline{G}$  clock active transition (tCAC or tGA).

The  $\overline{RAS}$  and  $\overline{CAS}$  clocks must remain active for minimum times of t<sub>RAS</sub> and t<sub>CAS</sub>, respectively, to complete the read cycle.  $\overline{W}$  must remain high throughout the cycle, and for time t<sub>RRH</sub> or t<sub>RCH</sub> after  $\overline{RAS}$  or  $\overline{CAS}$  inactive transition, respectively, to maintain the data at that bit location. Once  $\overline{RAS}$  transitions to inactive, it must remain inactive for a minimum time of t<sub>RP</sub> to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  and  $\overline{G}$  clocks are active. When either the  $\overline{CAS}$  or  $\overline{G}$  clock transitions to inactive, the output will switch to High Z (three-state) t<sub>OFF</sub> or t<sub>GZ</sub> after the inactive transition.

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to CAS. Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time t<sub>WCS</sub> before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for t<sub>RWL</sub> and t<sub>CWL</sub>, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers and  $\overline{G}$  disabled.

A late write cycle (referred to as  $\overline{G}$ -controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (t<sub>RCD</sub> + t<sub>CWD</sub> + t<sub>RWL</sub> + 2t<sub>T</sub>)  $\leq$  t<sub>RAS</sub>, if other timing minimums (t<sub>RCD</sub>, t<sub>RWL</sub>, and t<sub>T</sub>) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but outputs are switched off by  $\overline{G}$ inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. RAS and  $\overline{CAS}$  must remain active for t<sub>RWL</sub> and t<sub>CWL</sub>, respectively, after  $\overline{W}$  active transition to complete the write cycle.  $\overline{G}$  must remain inactive for t<sub>GH</sub> after  $\overline{W}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for t<sub>CWD</sub> minimum after the CAS active transition, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode ( $t_{CAC}$ ) is typically half the regular RAS clock access time,  $t_{RAC}$ . Page mode operation consists of keeping RAS active while toggling CAS between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t<sub>CP</sub>, while RAS remains low (V<sub>IL</sub>). The second CAS active transition while RAS is low initiates the first page mode cycle (t<sub>PC</sub> or t<sub>PRWC</sub>). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t<sub>RASP</sub>. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A require refresh every 16 milliseconds, while refresh time for the MCM5L4400A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A, and 124.8 microseconds for the MCM5L4400A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A and 128 milliseconds on the MCM5L4400A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

# **RAS**-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

# CAS Before RAS Refresh

 $\overline{CAS}$  before  $\overline{RAS}$  refresh is enabled by bringing  $\overline{CAS}$  active before  $\overline{RAS}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{W}$  must be inactive for time t<sub>WRP</sub> before and time t<sub>WRH</sub> after  $\overline{RAS}$  active transition to prevent switching the device into a **test mode cycle**.

#### **Hidden Refresh**

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle, while  $\overline{RAS}$  cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode entry) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

# CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS** before **RAS** refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 3. Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.



Figure 1. Hidden Refresh Cycle

### TEST MODE

The internal organization of this device  $(512K \times 8)$  allows it to be tested as if it were a  $512K \times 4$  DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of

#### **TEST MODE TRUTH TABLE**

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0 1	0 1	0 1	0 1	0 1	1 1
—		0			

the device. See following truth table and test mode block diagram.

 $\overline{W}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  timing puts the device in Test Mode as shown in the test mode timing diagram. A  $\overline{CAS}$  before  $\overline{RAS}$  or a  $\overline{RAS}$ -only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a  $\overline{W}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle which uses internal refresh address counter.

# TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		54400A-60 Symbol 5L4400A-60		54400A-70 5L4400A-70		54400A-80 5L4400A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	115	—	135		155	—	ns	5
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	<sup>t</sup> PC	50	—	50		55	—	ns	
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	_	65	—	75	_	85	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	—	25	—	25	—	25	ns	6, 8
Access Time from Column Address	<sup>t</sup> AVQV	t <sub>AA</sub>	—	35	—	40	—	45	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	—	45	—	45	—	50	ns	6
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	<sup>t</sup> RASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	25	—	25	_	25	—	ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	65	—	75	_	85	—	ns	
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	45	-	45	—	50	—	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	35	-	40	—	45	—	ns	

NOTES:

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>II</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IL</sub>) in a monotonic manner.

4. AC measurements  $t_T = 5.0$  ns.

5. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq T_A \leq 70$ °C) is ensured.

 Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.

7. Assumes that  $t_{RCD} \leq t_{RCD}$  (max).

8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).

9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).

WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A9 are Don't Care)



 $\begin{array}{l} \text{TEST MODE} - \text{READ CYCLE} \\ (\overline{\text{G}} = \text{Low}) \end{array}$ 







TEST MODE — FAST PAGE MODE EARLY WRITE CYCLE





# **ORDERING INFORMATION**

(Order by Full Part Number)



#### T PACKAGE 300 MIL TSOP CASE 892-01



DETAIL A ROTATED 90° CLOCKWISE







NOTES:

1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.

- CONTROLLING DIMENSION: INCH.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION
- IS 0.006 (0.15) PER SIDE. 4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSIONS. ALLOWABLE PROTRUSION IS 0.007 (0.18), TOTAL, IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.671	0.679	17.05	17.25	
В	0.296	0.304	7.52	7.72	
C	-	0.050	-	1.27	
D	0.013	0.019	0.33	0.48	
F	0.013	0.017	0.33	0.43	
G	0.050	) BSC	1.27 BSC		
J	0.005	0.008	0.12	0.20	
K	0.016	0.023	0.41	0.58	
L	0.001	0.007	0.02	0.18	
N	0.004	0.006	0.11	0.16	
R	0.100	) BSC	2.54	BSC	
S	0.356	0.370	9.05	9.39	
Т	0.004	REF	0.10	REF	
V	0.004	REF	0.10 REF		
W	0°	5°	0°	5°	

MCM54400A/D

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

