# MCM54100A-C

# Advance Information **4M x 1 CMOS Dynamic RAM** Page Mode Operating Temperature – 40 to + 85°C

The MCM54100A–C is a 0.7 $\mu$  CMOS high–speed dynamic random access memory. It is organized as 4,194,304 one–bit words and fabricated with CMOS silicon–gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54100A–C requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil package.

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms
- Fast Access Time (t<sub>RAC</sub>): MCM54100A-C70 = 70 ns (Max)
- MCM54100A-C80 = 80 ns (Max) • Low Active Power: MCM54100A-C70 = 550 mW (Max)
- MCM54100A–C80 = 468 mW (Max) • Low Standby Power Dissipation:
- MCM54100A-C= 11 mW (Max, TTL Levels) = 5.5 mW (Max, CMOS Levels)



;	300 MIL SOJ									
DD	1	26	□ v <sub>ss</sub>							
W D	2	25	ΠQ							
RAS [	3	24	CAS							
NС 🛛	4	23	П NC							
А10 🛙	5	22	D A9							
ло <b>Г</b>	0	40	] A8							
A0 []	9 10	18 17	ц Ао П А7							
A1 [										
A2 [	11	16	🛛 A6							
A3 🛛	12	15	] A5							
V <sub>CC</sub> [	13	14	D A4							

PIN NAMES
A0 – A10 Address Input
D Data Input
<u>Q</u> Data Output
W Read/Write Enable
RAS Row Address Strobe
CAS Column Address Strobe
V <sub>CC</sub> Power Supply (+ 5 V)
V <sub>SS</sub> Ground
NC No Connection

This document contains information on a new product. Specifications and information herein are subject to change without notice.







# ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 1 to + 7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	– 1 to + 7	V
Data Output Current	l <sub>out</sub>	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	– 40 to + 85	°C
Storage Temperature Range	T <sub>stg</sub>	– 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = – 40 to + 85°C, Unless Otherwise Noted)

#### **RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4		6.5	V
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V

# DC CHARACTERISTICS AND SUPPLY CURRENTS

Charac	teristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current	MCM54100A–C70, t <sub>RC</sub> = 130 ns MCM54100A–C80, t <sub>RC</sub> = 150 ns	ICC1	_	100 85	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RA	$S = \overline{CAS} = V_{IH}$	ICC2	—	2.0	mA	
V <sub>CC</sub> Power Supply Current During RAS-C	nly Refresh Cycles (CAS = V <sub>IH</sub> ) MCM54100A–C70, t <sub>RC</sub> = 130 ns MCM54100A–C80, t <sub>RC</sub> = 150 ns	ICC3	_	100 85	mA	1, 2
V <sub>CC</sub> Power Supply Current During Fast Pa	nge Mode Cycle (RAS = V <sub>IL</sub> ) MCM54100A–C70, tp <sub>C</sub> = 45 ns MCM54100A–C80, tp <sub>C</sub> = 50 ns	I <sub>CC4</sub>	_	60 50	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RA	$S = CAS = V_{CC} - 0.2 \text{ V})$	I <sub>CC5</sub>	—	1.0	mA	
V <sub>CC</sub> Power Supply Current During CAS Be	efore RAS Refresh Cycle MCM54100A–C70, t <sub>RC</sub> = 130 ns MCM54100A–C80, t <sub>RC</sub> = 150 ns	ICC6	_	100 85	mA	3
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ 6.5 V)		l <sub>lkg</sub> (l)	- 10	10	μA	
Output Leakage Current (CAS = VIH, 0 V ≤	≤ V <sub>out</sub> ≤ 5.5 V)	l <sub>lkg(O)</sub>	- 10	10	μA	
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )		VOH	2.4	—	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)		VOL	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading: maximum currents are specified cycle time (minimum) with the output open.

2. Column address can be changed once or less while RAS =  $V_{IL}$  and CAS =  $V_{IH}$ .

3.  $t_{RAS}$  (max) = 1 µs is only applied to refresh of battery-back up.  $t_{RAS}$  (max) = 10 µs is applied to functional operating.

# **CAPACITANCE** (f = 1.0 MHz, $T_A = 25^{\circ}C$ , $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Max	Unit
Input Capacitance	A0 – A10, D	C <sub>in</sub>	5	pF
	$\overline{RAS}, \overline{CAS}, \overline{W}$		7	
I/O Capacitance (CAS = VIH to Disable Output)	Q	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = – 40 to + 85°C, Unless Otherwise Noted)

#### READ, WRITE, AND READ–WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM54100A-C70		MCM54100A-C80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	130	_	150	_	ns	5
Read–Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RWC	155	—	175	—	ns	5
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	tPC	45	—	50	—	ns	
Fast Page Mode Read–Write Cycle Time	<sup>t</sup> CELCEL	<sup>t</sup> PRWC	70	—	75	—	ns	
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	-	70	_	80	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	—	20	_	20	ns	6, 8
Access Time from Column Address	<sup>t</sup> AVQV	t <sub>AA</sub>	—	35	_	40	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	—	40	_	45	ns	6
CAS to Output in Low-Z	<sup>t</sup> CELQX	<sup>t</sup> CLZ	0	—	0	—	ns	6
Output Buffer and Turn–Off Delay	<sup>t</sup> CEHQZ	<sup>t</sup> OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tT	3	50	3	50	ns	
RAS Precharge Time	<sup>t</sup> REHREL	<sup>t</sup> RP	50	—	60	—	ns	
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	<sup>t</sup> RASP	70	200,000	80	200,000	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	20	—	20	—	ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	70	—	80	—	ns	
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	40	—	45	—	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	<sup>t</sup> RELCEL	<sup>t</sup> RCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	<sup>t</sup> RELAV	<sup>t</sup> RAD	15	35	15	40	ns	12
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	<sup>t</sup> CRP	5	—	5	—	ns	
CAS Precharge Time	<sup>t</sup> CEHCEL	<sup>t</sup> CP	10	—	10	—	ns	
Row Address Setup Time	<sup>t</sup> AVREL	<sup>t</sup> ASR	0	—	0	—	ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	—	10	—	ns	
Column Address Setup Time	<sup>t</sup> AVCEL	<sup>t</sup> ASC	0	—	0	—	ns	
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	15	—	15	—	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	35	—	40	_	ns	
Read Command Setup Time	tWHCEL	<sup>t</sup> RCS	0	—	0	—	ns	

NOTES:

(continued)

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 μs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IL}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IL}$ ) in a monotonic manner.

4. AC measurements  $t_T = 5.0$  ns.

5. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C) is assured.

6. Measured with a current load equivalent to 2 TTL (- 200  $\mu$ A, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.

7. Assumes that  $t_{RCD} \leq t_{RCD}$  (max).

8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).

9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).

10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.

12. Operation within the  $t_{RAD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max), then access time is controlled exclusively by  $t_{AA}$ .

# READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	bol	MCM54100A-C70		MCM541	00A-C80		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>t</sup> RCH	0	—	0	—	ns	13
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	—	0	—	ns	13
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	15	—	15	—	ns	
Write Command Pulse Width	twlwh	tWP	15	—	15	—	ns	
Write Command to RAS Lead Time	<sup>t</sup> WLREH	<sup>t</sup> RWL	20	—	20	—	ns	
Write Command to CAS Lead Time	<sup>t</sup> WLCEH	<sup>t</sup> CWL	20	—	20	—	ns	
Data in Setup Time	<sup>t</sup> DVCEL	<sup>t</sup> DS	0	—	0	—	ns	14
Data in Hold Time	<sup>t</sup> CELDX	<sup>t</sup> DH	15	—	15	—	ns	14
Refresh Period	<sup>t</sup> RVRV	<sup>t</sup> RFSH	—	16	—	16	ms	
Write Command Setup Time	<sup>t</sup> WLCEL	tWCS	0	—	0	—	ns	15
CAS to Write Delay	<sup>t</sup> CELWL	tCWD	20	—	20	—	ns	15
RAS to Write Delay	<sup>t</sup> RELWL	<sup>t</sup> RWD	70	—	80	—	ns	15
Column Address to Write Delay Time	<sup>t</sup> AVWL	<sup>t</sup> AWD	35	—	45	—	ns	15
CAS Precharge to Write Delay Time (Page Mode)	<sup>t</sup> CEHWL	<sup>t</sup> CPWD	40	—	45	—	ns	15
CAS Setup Time for CAS Before RAS Refresh	<sup>t</sup> RELCEL	<sup>t</sup> CSR	5	—	5	—	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	<sup>t</sup> CHR	15	—	15	—	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	<sup>t</sup> RPC	0	—	0	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	<sup>t</sup> CEHCEL	<sup>t</sup> CPT	40	—	40	_	ns	
Write Command Setup Time (Test Mode)	<sup>t</sup> WLREL	tWTS	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	<sup>t</sup> WTH	10	—	10	—	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	<sup>t</sup> WHREL	<sup>t</sup> WRP	10	—	10	—	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	<sup>t</sup> WRH	10	—	10	_	ns	

NOTES:

13. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in read-write cycles.

15. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub>  $\geq$  t<sub>CWD</sub> (min), t<sub>RWD</sub>  $\geq$  t<sub>RWD</sub> (min), t<sub>AWD</sub>  $\geq$  t<sub>AWD</sub> (min), and t<sub>CPWD</sub>  $\geq$  t<sub>CWD</sub> (min) (page mode), the cycle is a read–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.



# EARLY WRITE CYCLE



MCM54100A-C 6





READ-WRITE CYCLE



MCM54100A-C 8 RAS-ONLY REFRESH CYCLE (W and A10 are Don't Care)



CAS BEFORE RAS REFRESH CYCLE (A0 – A10 are Don't Care)



# HIDDEN REFRESH CYCLE (READ)



# HIDDEN REFRESH CYCLE (EARLY WRITE)



# CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### **DEVICE INITIALIZATION**

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. RAS active transition is followed by CAS active transition (active = V<sub>IL</sub>, t<sub>RCD</sub> minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal <u>RAS</u> signal is available. This "gat<u>e" fe</u>ature on the external CAS clock enables the internal CAS line as soon as the row address hold time ( $t_{RAH}$ ) specification is met (and defines  $t_{RCD}$  minimum). The multiplex window can be used to absorb skew delays in switching the address <u>bus</u> from row to column addresses and in generating the CAS clock.

The<u>re are three other variations in addressing</u> the 4M RAM: **RAS–only refresh cycle, CAS before RAS refresh cycle,** and **page mode**.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high ( $V_{IH}$ ), t<sub>RCS</sub> (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device <u>is ind</u>ependent of the address multiplex window; however, CAS must be active before or at  $t_{RCD}$  maximum to guarantee valid data out (Q) at  $t_{RAC}$  (access time from RAS active transition). If the  $t_{RCD}$  maximum is exceeded, read access time is determined by the CAS clock active transition ( $t_{CAC}$ ).

The RAS and CAS clocks must remain active for minimum times of  $t_{RAS}$  and  $t_{CAS}$ , respectively, to complete the read cycle. W must remain high <u>throughout the cycle</u>, and for time  $t_{RRH}$  or  $t_{RCH}$  after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of  $t_{RP}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS clock is active. When the  $\overline{CAS}$  clock transitions to inactive, the output will switch to High–Z (three–state).

# WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read–write. Early and late write modes are discussed here, while page mode write operations are covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (V<sub>IL</sub>). Early and late write modes are <u>distinguished</u> by the active transition of W, with respect to CAS. Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is charact<u>erized</u> by W active transition at minimum time t<sub>WCS</sub> <u>be</u>fore CAS active transition. Data <u>in (D)</u> is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t<sub>RWL</sub> and t<sub>CWL</sub>, respectively, after the start of the early write operation to complete the cycle.

Q remains in three\_state condition throughout an early write cycle <u>bec</u>ause W active transition precedes or coincides with CAS active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 microseconds after CAS active transition, (t<sub>RCD</sub> + t<sub>CWD</sub> + t<sub>RWL</sub> + 2t<sub>T</sub>)  $\leq$  t<sub>RAS</sub>, if other timing minimums (t<sub>RCD</sub>, t<sub>RWL</sub>, and t<sub>T</sub>) are maintained. D is referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition but Q may be indeterminate — see note 15 of AC Operating Conditions table. RAS and CAS must remain active for t<sub>RWL</sub> and t<sub>CWL</sub>, respectively, after W active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write <u>cy</u>cle, as discussed in the **WRITE CYCLE** section, except W must remain high for  $t_{CWD}$  minimum after the CAS active transition, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 4M dynamic RAM. Read <u>access time</u> in page mode (t<sub>CAC</sub>) is typically half the regular RAS clock acce<u>ss time</u>, t<sub>RAC</sub>. Page mode operation consists of keeping RAS active while toggling CAS between V<sub>IH</sub> and V<u>IL</u>. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read–write cycle, as described in prior sections. Once the timing requirements for the first cycle are <u>met</u>, CAS transitions to inactive for <u>minimum</u> of t<sub>CP</sub>, while RAS remains low (VIL). The second CAS active transition while RAS is low

initiates the first page mode cycle (tpC or tpRWC). Either a read, write, or read–write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54100A–C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54100A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54100A.

A normal read, write, or read–write operation to the RAM will refresh all the bits (4096) associated with the <u>particular</u> row decoded. Three <u>other</u> methods of refresh, **RAS–only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

# **RAS–Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V<sub>IH</sub>) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

# CAS Before RAS Refresh

CAS before <u>RAS</u> refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be

refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W <u>must</u> be inactive for time t<sub>WRP</sub> before and time t<sub>WRH</sub> after RAS active transition to prevent switching the device into a **test mode cycle**.

#### **Hidden Refresh**

Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin. H<u>olding</u> CAS active at the end of a read or write cycle, while RAS cycles inactive for t<sub>RP</sub> and back to active, start<u>s</u> the hidden refresh. This is essentially the execution of a CAS <u>before</u> RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

# CAS BEFORE RAS REFRESH COUNTER TEST

The <u>internal refresh counter of this device can be tested</u> with a **CAS before RAS refresh counter test**. This test is performed with a read–write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycle<u>s</u>, <u>as</u> indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle** timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 3. Read the 1s which were written in step two in normal read mode.
- 4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 5. Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one to five using complement data.



Figure 1. Hidden Refresh Cycle

#### TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a  $512K \times 1 DRAM$ . Nineteen of the twenty-two addresses are used when operating the device in test mode. Row address A0, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of the device. See the following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in <u>Test Mode</u> as shown in the test mode timing diagram. A CAS before RAS or a RAS-only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

#### **TEST MODE TRUTH TABLE**

D	B0	B1	B2	B3	B4	B5	B6	B7	Q
0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1
	Any Other								0

# TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	ool	MCM54100A-C70 MCM5L4100A-C70		MCM54100A-C80 MCM5L4100A-C80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	135	—	155	—	ns	5
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	<sup>t</sup> PC	50	—	55	—	ns	
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	—	75	—	85	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	—	25	—	25	ns	6, 8
Access Time from Column Address	<sup>t</sup> AVQV	t <sub>AA</sub>	—	40	—	45	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	_	45	—	50	ns	6
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	75	10,000	85	10,000	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	<sup>t</sup> RASP	75	200,000	85	200,000	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	25	—	25	—	ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	75	—	85	—	ns	
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	45	—	50	—	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	25	10,000	25	10,000	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	40	—	45	—	ns	

NOTES:

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VI<sub>I</sub> and VI<sub>L</sub> (or between VI<sub>L</sub> and VI<sub>H</sub>) in a monotonic manner.

4. AC measurements  $t_T = 5.0$  ns.

5. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq T_A \leq 70$ °C) is ensured.

6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.

7. Assumes that  $t_{RCD} \leq t_{RCD}$  (max).

8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).

9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).

# W, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (D and A0 – A10 are Don't Care)



**TEST MODE — READ CYCLE** 











# **TEST MODE BLOCK DIAGRAM**



#### PACKAGE DIMENSIONS

#### N PACKAGE 300 MIL SOJ CASE 822-03



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982 2. CONTROLLING DIMENSION: INCH.
- DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- EXCLUSION FOR CONSTRUCTION FOR LEAD IDENTIFICATION PURPOSES, PIN
  FOR LEAD IDENTIFICATION PURPOSES, PIN

POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED. 6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
В	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	1.27 BSC		BSC
н	-	0.50	-	0.020
K	0.89	1.14	0.035	0.045
L	2.54 BSC		0.100	BSC
M	0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
Р	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🤚 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us: USA / EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

 $\diamond$ 



JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

