

MCM54100A-C

Advance Information

4M x 1 CMOS Dynamic RAM


Page Mode Operating

Temperature – 40 to + 85°C

The MCM54100A-C is a 0.7μ CMOS high-speed dynamic random access memory. It is organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54100A-C requires only 11 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil package.

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms
- Fast Access Time (t_{RAC}): MCM54100A-C70 = 70 ns (Max)
MCM54100A-C80 = 80 ns (Max)
- Low Active Power: MCM54100A-C70 = 550 mW (Max)
MCM54100A-C80 = 468 mW (Max)
- Low Standby Power Dissipation:
MCM54100A-C = 11 mW (Max, TTL Levels)
= 5.5 mW (Max, CMOS Levels)



N PACKAGE
300 MIL SOJ
CASE 822-03

300 MIL SOJ

D	1	26	VSS
\overline{W}	2	25	Q
RAS	3	24	CAS
NC	4	23	NC
A10	5	22	A9
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
VCC	13	14	A4


PIN NAMES

A0 – A10	Address Input
D	Data Input
Q	Data Output
\overline{W}	Read/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
VCC	Power Supply (+ 5 V)
VSS	Ground
NC	No Connection

This document contains information on a new product. Specifications and information herein are subject to change without notice.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	- 1 to + 7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	- 1 to + 7	V
Data Output Current	I_{out}	50	mA
Power Dissipation	P_D	700	mW
Operating Temperature Range	T_A	- 40 to + 85	°C
Storage Temperature Range	T_{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS
(V_{CC} = 5.0 V ± 10%, T_A = – 40 to + 85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	V _{IH}	2.4	—	6.5	V
Logic Low Voltage, All Inputs	V _{IL}	– 1.0	—	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54100A–C70, t _{RC} = 130 ns MCM54100A–C80, t _{RC} = 150 ns	I _{CC1}	— —	100 85	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	—	2.0	mA	
V _{CC} Power Supply Current During RAS–Only Refresh Cycles (CAS = V _{IH}) MCM54100A–C70, t _{RC} = 130 ns MCM54100A–C80, t _{RC} = 150 ns	I _{CC3}	— —	100 85	mA	1, 2
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL}) MCM54100A–C70, t _{PC} = 45 ns MCM54100A–C80, t _{PC} = 50 ns	I _{CC4}	— —	60 50	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} – 0.2 V)	I _{CC5}	—	1.0	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM54100A–C70, t _{RC} = 130 ns MCM54100A–C80, t _{RC} = 150 ns	I _{CC6}	— —	100 85	mA	3
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	I _{lkg(I)}	– 10	10	μA	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V)	I _{lkg(O)}	– 10	10	μA	
Output High Voltage (I _{OH} = – 5 mA)	V _{OH}	2.4	—	V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
2. Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
3. t_{RAS} (max) = 1 μs is only applied to refresh of battery–back up. t_{RAS} (max) = 10 μs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A10, D RAS, CAS, W	C _{in}	5	pF
		7	
I/O Capacitance (CAS = V _{IH} to Disable Output) Q	C _{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM54100A-C70		MCM54100A-C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RELREL}	t_{RC}	130	—	150	—	ns	5
Read-Write Cycle Time	t_{RELREL}	t_{RWC}	155	—	175	—	ns	5
Fast Page Mode Cycle Time	t_{CELCEL}	t_{PC}	45	—	50	—	ns	
Fast Page Mode Read-Write Cycle Time	t_{CELCEL}	t_{PRWC}	70	—	75	—	ns	
Access Time from RAS	t_{RELQV}	t_{RAC}	—	70	—	80	ns	6, 7
Access Time from CAS	t_{CELQV}	t_{CAC}	—	20	—	20	ns	6, 8
Access Time from Column Address	t_{AVQV}	t_{AA}	—	35	—	40	ns	6, 9
Access Time from Precharge CAS	t_{CEHQV}	t_{CPA}	—	40	—	45	ns	6
CAS to Output in Low-Z	t_{CELQX}	t_{CLZ}	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t_{CEHQZ}	t_{OFF}	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t_T	t_T	3	50	3	50	ns	
RAS Precharge Time	t_{REHREL}	t_{RP}	50	—	60	—	ns	
RAS Pulse Width	t_{RELREH}	t_{RAS}	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	t_{RELREH}	t_{RASP}	70	200,000	80	200,000	ns	
RAS Hold Time	t_{CELREH}	t_{RSH}	20	—	20	—	ns	
CAS Hold Time	t_{RELCEH}	t_{CSH}	70	—	80	—	ns	
CAS Precharge to RAS Hold Time	t_{CEHREH}	t_{RHCP}	40	—	45	—	ns	
CAS Pulse Width	t_{CELCEH}	t_{CAS}	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	t_{RELCEL}	t_{RCD}	20	50	20	60	ns	11
RAS to Column Address Delay Time	t_{RELAV}	t_{RAD}	15	35	15	40	ns	12
CAS to RAS Precharge Time	t_{CEHREL}	t_{CRP}	5	—	5	—	ns	
CAS Precharge Time	t_{CEHCEL}	t_{CP}	10	—	10	—	ns	
Row Address Setup Time	t_{AVREL}	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RELAX}	t_{RAH}	10	—	10	—	ns	
Column Address Setup Time	t_{AVCEL}	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CELAX}	t_{CAH}	15	—	15	—	ns	
Column Address to RAS Lead Time	t_{AVREH}	t_{RAL}	35	—	40	—	ns	
Read Command Setup Time	t_{WHCEL}	t_{RCS}	0	—	0	—	ns	

NOTES:

(continued)

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements $t_T = 5.0 \text{ ns}$.
5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
6. Measured with a current load equivalent to 2 TTL ($-200 \mu\text{A}$, $+4 \text{ mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
7. Assumes that $t_{RCD} \leq t_{RCD} \text{ (max)}$.
8. Assumes that $t_{RCD} \geq t_{RCD} \text{ (max)}$.
9. Assumes that $t_{RAD} \geq t_{RAD} \text{ (max)}$.
10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA} .

READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Symbol		MCM54100A-C70		MCM54100A-C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Read Command Hold Time Referenced to CAS	t _{CEH WX}	t _{RCH}	0	—	0	—	ns	13
Read Command Hold Time Referenced to RAS	t _{REH WX}	t _{RRH}	0	—	0	—	ns	13
Write Command Hold Time Referenced to CAS	t _{CEL WH}	t _{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t _{WL WH}	t _{WP}	15	—	15	—	ns	
Write Command to RAS Lead Time	t _{WL REH}	t _{RWL}	20	—	20	—	ns	
Write Command to CAS Lead Time	t _{WL CEH}	t _{CWL}	20	—	20	—	ns	
Data in Setup Time	t _{DV CEL}	t _{DS}	0	—	0	—	ns	14
Data in Hold Time	t _{CEL DX}	t _{DH}	15	—	15	—	ns	14
Refresh Period	t _{RVRV}	t _{RFSH}	—	16	—	16	ms	
Write Command Setup Time	t _{WL CEL}	t _{WCS}	0	—	0	—	ns	15
CAS to Write Delay	t _{CEL WL}	t _{CWD}	20	—	20	—	ns	15
RAS to Write Delay	t _{REL WL}	t _{RWD}	70	—	80	—	ns	15
Column Address to Write Delay Time	t _{AV WL}	t _{AWD}	35	—	45	—	ns	15
CAS Precharge to Write Delay Time (Page Mode)	t _{CEH WL}	t _{CPWD}	40	—	45	—	ns	15
CAS Setup Time for CAS Before RAS Refresh	t _{REL CEL}	t _{CSR}	5	—	5	—	ns	
CAS Hold Time for CAS Before RAS Refresh	t _{REL CEH}	t _{CHR}	15	—	15	—	ns	
RAS Precharge to CAS Active Time	t _{REH CEL}	t _{RPC}	0	—	0	—	ns	
CAS Precharge Time for CAS Before RAS Counter Time	t _{CEH CEL}	t _{CPT}	40	—	40	—	ns	
Write Command Setup Time (Test Mode)	t _{WL REL}	t _{WTS}	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	t _{REL WH}	t _{WTH}	10	—	10	—	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	t _{WH REL}	t _{WRP}	10	—	10	—	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	t _{REL WL}	t _{WRH}	10	—	10	—	ns	


NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in read-write cycles.

15. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS-ONLY REFRESH CYCLE
(W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE
(A0 - A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 4M RAM: **RAS-only refresh cycle**, **CAS before RAS refresh cycle**, and **page mode**.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}), t_{RCS} (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, CAS must be active before or at t_{RCD} maximum to guarantee valid data out (Q) at t_{RAC} (access time from RAS active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the CAS clock active transition (t_{CAC}).

The RAS and CAS clocks must remain active for minimum times of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not

latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High-Z (three-state).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to CAS. Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before CAS active transition. Data in (D) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with CAS active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after CAS active transition. \overline{W} active transition could be delayed for almost 10 microseconds after CAS active transition, ($t_{RCD} + t_{CWD} + t_{RWL} + 2t_T$) $\leq t_{RAS}$, if other timing minimums (t_{RCD} , t_{RWL} , and t_T) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by CAS active transition but Q may be indeterminate — see note 15 of AC Operating Conditions table. RAS and CAS must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 4M dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum of t_{CP} , while RAS remains low (V_{IL}). The second CAS active transition while RAS is low

initiates the first page mode cycle (tPC or tPRWC). Either a read, write, or read–write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54100A–C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54100A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54100A.

A normal read, write, or read–write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, **RAS–only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS–Only Refresh

RAS–only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be

refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time t_{WRP} before and time t_{WRH} after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before RAS refresh counter test**. This test is performed with a read–write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle** timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

1. Write 0s into all memory cells with normal write mode.
2. Select a column address, read 0 out and write 1 into the cell by performing the **CAS before RAS refresh counter test, read–write cycle**. Repeat this operation 1024 times.
3. Read the 1s which were written in step two in normal read mode.
4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the **CAS before RAS refresh counter test, read–write cycle**. Repeat this operation 1024 times.
5. Read 0s which were written in step four in normal read mode.
6. Repeat steps one to five using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 1 DRAM. Nineteen of the twenty-two addresses are used when operating the device in test mode. Row address A0, and column addresses A0 and A10 are ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined

by the internal test mode logic of the device. See the following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in **Test Mode** as shown in the test mode timing diagram. A **CAS before RAS** or a **RAS-only refresh cycle** puts the device back into **normal mode**. Refresh is performed in test mode by using a **W, CAS before RAS refresh cycle** which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0	B1	B2	B3	B4	B5	B6	B7	Q
0	0	0	0	0	0	0	0	0	1
1	1	1	1	1	1	1	1	1	1
—	Any Other								0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM54100A–C70 MCM5L4100A–C70		MCM54100A–C80 MCM5L4100A–C80		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RELREL}	t _{RC}	135	—	155	—	ns	5
Fast Page Mode Cycle Time	t _{CELCEL}	t _{PC}	50	—	55	—	ns	
Access Time from RAS	t _{RELQV}	t _{RAC}	—	75	—	85	ns	6, 7
Access Time from CAS	t _{CELQV}	t _{CAC}	—	25	—	25	ns	6, 8
Access Time from Column Address	t _{AVQV}	t _{AA}	—	40	—	45	ns	6, 9
Access Time from Precharge CAS	t _{CEHQV}	t _{CPA}	—	45	—	50	ns	6
RAS Pulse Width	t _{RELREH}	t _{RAS}	75	10,000	85	10,000	ns	
RAS Pulse Width (Fast Page Mode)	t _{RELREH}	t _{RASP}	75	200,000	85	200,000	ns	
RAS Hold Time	t _{CELREH}	t _{RSH}	25	—	25	—	ns	
CAS Hold Time	t _{RELCEH}	t _{CSH}	75	—	85	—	ns	
CAS Precharge to RAS Hold Time	t _{CEHREH}	t _{RHCP}	45	—	50	—	ns	
CAS Pulse Width	t _{CELCEH}	t _{CAS}	25	10,000	25	10,000	ns	
Column Address to RAS Lead Time	t _{AVREH}	t _{RAL}	40	—	45	—	ns	


NOTES:

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements t_T = 5.0 ns.
5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
6. Measured with a current load equivalent to 2 TTL (–200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
7. Assumes that t_{RCD} ≤ t_{RCD} (max).
8. Assumes that t_{RCD} ≥ t_{RCD} (max).
9. Assumes that t_{RAD} ≥ t_{RAD} (max).


\overline{W} , CAS BEFORE \overline{RAS} REFRESH CYCLE (TEST MODE ENTRY)
(D and A0 – A10 are Don't Care)




TEST MODE — READ CYCLE




TEST MODE — EARLY WRITE CYCLE




TEST MODE — FAST PAGE MODE READ CYCLE



TEST MODE — FAST PAGE MODE EARLY WRITE CYCLE



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION

(Order by Full Part Number)

Motorola Memory Prefix _____ **MCM** _____ **54100A-C** _____ **X** _____ **XX** _____ **XX** _____ Shipping Method (R2 = Tape and Reel, Blank = Rails)


Part Number _____ _____ _____ Speed (70 = 70 ns, 80 = 80 ns)

_____ _____ Package (N = 300 mil SOJ)

Full Part Numbers — MCM54100ANC70 MCM54100ANC70R2
MCM54100ANC80 MCM54100ANC80R2

PACKAGE DIMENSIONS


N PACKAGE 300 MIL SOJ CASE 822-03



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIM R TO BE DETERMINED AT DATUM -T-
5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.
6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
B	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
H	—	0.50	—	0.020
K	0.89	1.14	0.035	0.045
L	2.54 BSC		0.100 BSC	
M	0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA / EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244-6609
INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MOTOROLA



MCM54100A-C/D

