PRELIMINARY

Notice. This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI ICs (AV COMMON) M52797SP/FP

AV SWITCH with I2C BUS CONTROL

DESCRIPTION

The M52797 is AV switch semiconductor integrated circuit with I2C bus control.

This IC contains 1-channel of 4-input audio switches and 1-channel of 4-input video switches. Each audio switches and video switches can be controlled independently.

The video switches contain amplifiers can be controlled a gain of output 0dB or 6dB.

FEATURES

- •Video and stereo sound switches in one package
- •Wide frequency range (video switch)......DC~20MHz
- •High separation (video switch)

......Crosstalk -60dB (typ.) at 1MHz

•Two types of packages are provided : SDIP with a lead pitch of 1.778mm (M52797SP) ; and SOP with a lead pitch of 1.27mm (M52797FP) .


APPLICATION


Video equipment

RECOMMENDED OPERATING CONDITION

Supply voltage 4.7V~9.3V Rated supply voltage 5V,9V


Maximum output current 24mA(at 9V)





MITSUBISHI

BLOCK DIAGRAM



MITSUBISHI

PRELIMINARY

Notice. This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI ICs (AV COMMON) M52797SP/FP

AV SWITCH with I2C BUS CONTROL

DESCRIPTION OF PIN

Pin No.	Name	Peripheral circuit pins	DC voltage(V)	Remarks
1 2	Vcc		9V	5~9V
3 5 6 8 9 11 25 27	Lch 2 IN Rch 2 IN Lch 3 IN Rch 3 IN Lch 4 IN Rch 4 IN Rch 1 IN Rch T IN	₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	4.7V	
4 7 10 26	VIDEO 2 IN VIDEO 3 IN VIDEO 4 IN TUNER IN		3.6V	Clamp in
12	SCL			VIL max.=1.5V VIH min.=3.0V
13	SDA			VIL max.=1.5V VIH min.=3.0V VOL max.=0.4V (at lin=3mA)
15 16	GND			
17	CHIP SELECT	70K 30K		SLAVE ADDRESS 0~1.5V90H 2.5V~Vcc92H OPEN90H

MITSUBISHI

Notice. This is not a final specification. Some parametric limits are subject to change.

DESCRIPTION OF PIN (cont.)

Pin No.	Name	Peripheral circuit pins	DC voltage(V)	Remarks
18 19	D5 D4			VoL max.=0.4V (at lin=1mA)
20	V 2 OUT		SYNC CHIP DC=2.2V	
23	V 1 OUT	SK SK SK	SYNC CHIP DC=2.9V	
21	BIAS	© ************************************	4.2V	
22 24	Rch 1 OUT Lch 1 OUT	1.5K \$1.5K \$15K	4.0V	

MITSUBISHI


Some parametric limits are subject to change.

MITSUBISHI ICs (AV COMMON) M52797SP/FP

AV SWITCH with I2C BUS CONTROL

I2 C BUS

12C BUS(Inter IC BUS)is multi master bus system developed by PHILIPS. Two wires (SDA - serial data, SCL - serial clock) realize functions of start, stop, transferring data, synchronization and arbitration. The output stages of device connected to the bus must have an open drain or open collector in order to perform the wired-AND function.



S; Start condition, a high to low transition of the SDA line while SCL is high

P; Stop condition, a low to high transition of the SDA line while SCL is high A; Acknownledge

Every byte put on the SDA line must be 8-bits long . Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.

CONTROL


This IC controls channel switchs with 1-byte data (DATA1).

Ρ SLAVE ADDRESS DATA1

S: Start

A : Acknowledge

P: Stop



MITSUBISHI

Some parametric limits are subject to change.

MITSUBISHI ICs (AV COMMON) M52797SP/FP

AV SWITCH with I2C BUS CONTROL

Data byte format

M52797			TADI	$\overline{}$
10152797	 11/11/	IL NA	IADI	_

S	SLAVE ADDRESS	Α	DATA(D7~D0)	Α	Р

SLAVE ADDRESS

SLAVE ADDRESS	A6	A5	A4	A3	A2	A1	A0	R/W
	1	0	0	1	0	0	0/1	0

DATA1 CONT

DATA	D7	D6	D5	D4	D3	D2	D1	D0
CONT	AUDIO MODE		1/0	1/0	V AMP		SW CON	1

VIDEO SW CONT

DATA		OUT
V-SW		V OUT
D1	D0	
0	0	T IN
0	1	V 2 IN
1	0	V 3 IN
1	1	V 4 IN

AUDIO MODE CONT

DATA		MODE
D7	D6	
0	0	MUTE
0	1	R/R
1	0	L/L
1	1	NORMAL

AUDIO SW CONT

MODE	MODE MUTE		R/R		L/L		NORMAL		
DATA		OUT		OUT		OUT		OUT	
D1	D0	Lch OUT 1	Rch OUT 1						
0	0	MUTE	MUTE	Rch T IN	Rch T IN	Lch T IN	Lch T IN	Lch T IN	Rch T IN
0	1	MUTE	MUTE	Rch 2 IN	Rch 2 IN	Lch 2 IN	Lch 2 IN	Lch 2 IN	Rch 2 IN
1	0	MUTE	MUTE	Rch 3 IN	Rch 3 IN	Lch 3 IN	Lch 3 IN	Lch 3 IN	Rch 3 IN
1	1	MUTE	MUTE	Rch 4 IN	Rch 4 IN	Lch 4 IN	Lch 4 IN	Lch 4 IN	Rch 4 IN

AMP GAIN CONT.

DATA	AMP
D3	V AMP1
0	0dB
1	6dB

I/O CONT.

DATA	OUT	DATA	OUT
D4	D4 OUT	D5	D5 OUT
0	H	0	HI
1	LO	1	LO

6 - 9

AUG.'98

PRELIMINARY

Notice. This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI ICs (AV COMMON) M52797SP/FP

AV SWITCH with I2C BUS CONTROL

ELECTRICAL CHARACTERISTICS

(Ta=25°C,Vcc=9V,unless otherwise noted)

Parameter	Symbol	Test condition		Min.	Тур.	Мах.	Unit
Supply voltage	Vcc			4.7	-	9.3	٧
	lcc	Vcc=9V,Vin=0Vp-p,RI=∞Ω		-	24	32	
Circuit current	icc	Vcc=5V,Vin=0Vp-p ,RI=∞Ω		-	20	27	mA
VIDEO							
		f=100kHz,1Vp-p (0dB)(T → V ₁₀	υт)	-0.5	0	0.5	
Voltage gain	G	f=100kHz,1Vp-p (6dB)(T → V10L	л)	5.5	6	6.5	dB
Frequency	F	f=10MHz/100kHz,1Vp-p (0dB)	(T→V 10UT)	-2.0	0	2.0	
characteristics	·	f=10MHz/100kHz,1Vp-p (6dB)	(T→V 10UT)	-2.0	0	2.0	dB
	D	Vcc=9V(0dB)(T→V10UT)	f=100kHz Maximum with	4	-	-	Vp-p
Dynamic Range		Vcc=5V(0dB)(T→V _{10UT}) Waximum with distortion<1.0		2	-	-	νp-p
Input impedance	Zıv	Clamp in(T,V2,V3,V4)		-	-	-	kΩ
Crosstalk	СТ	f=1MHz,1Vp-р Т◆V1о∪т (at V2 mode)			-60	-54	dB
AUDIO							
)	f=1kHz ,1Vp-р (Vcc9V)(Rт→R1о∪т)			0	0.5	1
Voltage gain	G	f=1kHz ,1Vp-p (Vcc5V)(Rт◆R1о∪т)			0	0.5	dB
Frequency characteristics	F	f=100kHz/1kHz , 1Vp-p(R⊤►R·	10UT)	-2.0	0	1.0	dB
Total harmonic distortion	THD	f=1kHz,2Vp-p,at 400HzHPF+3 (Rт→R1out)	0kHzLPF	1	0.01	0.05	%
Dynamic Range	D	f=1kHz ,Maximum with distortion<0.5% (RT→R10UT)			6.0	-	Vp-p
Output DC offset voltage	Voff	(MODE:RT,R2,R3,R4► R10UT)			0	20	mV
Input impedance	Z ₁	(RT,R2,R3,R4,LT,L2,L3,L4)		22	30	38	kΩ
Crosstalk	СТ	1kHz,1Vp-р Rт→R1о∪т(at R2 m	node)	-	-90	-84	dB

Some parametric limits are subject to change.


AV SWITCH with I2C BUS CONTROL

ELECTRICAL CHARACTERISTICS

(Ta=25°C,Vcc=9V,unless otherwise noted)


Parameter	Symbol	Test condition	Min.	Тур.	Мах.	Unit
I2C BUS CONTROL SIGNAL						
Max. input high voltage	Vін		3.0	-	5.0	V
Min. input low voltage	VIL		0.0	-	1.5	
Low level output voltage(SDA)	Vol	SDA = 3mA	0.0	-	0.4	
High level input current	Iн	SDA, $SCL = 4.5 V$	-10	1	10	μΑ
Low level input current	lı∟	SDA, $SCL = 0.4 V$	-10	1	10	
SCL clock frequency	fscL		0.0	-	100	kHz
Time of bus must be free before a new transmission can start	t BUF		4.7	-	-	μS
Hold time at start condition	thd;sta		4.0	-	-	
The low period of the clock	tLOW		4.7	-	1	
The high period of the clock	thigh		4.0	-	-	
Setup time for start condition	tsu;sta		4.7	-	-	
Hold time DATA	thd;dat		5.0	-	-	nS
Setup time DATA	tsu;dat		250	-	-	
Rise time of both SDA and SCL line	tr		-	-	1000	
Fall time of both SDA and SCL line	tF		_	-	300	
Setup time for stop condition	tsu;sto		4.0	-	-	μS

I²C BUS CONTROL SIGNAL



8 - 9

Application Circuit Example



Note how to use this IC

Input signal with sufficient low impedance to input terminal.

The capacitance of output terminal as small as possible.

Set the capacitance between Vcc and GND near the pins if possible.

Assign an area as large as possible for grounding.

Power-on Reset

The M52797 has an intermal power-on reset function that sets each control r egister to "0" during IC power ON.

The power-on reset VTH has 2.5V.