# MITSUBISHI ICs (TV)

#### COMB FILTER Y/C PROCESSOR, CORING

#### DESCRIPTION

The M52005P is a semiconductor integrated circuit containing switching circuits for comb filter selection, noise reduction by coring, and S pin input. This IC can rationalize the design of a TV set with an S pin.

#### FEATURES

- Produces Y signal with minimum ringing, due to high performance Y/C separation circuit.
- Provides simple comb filter function.
- NR level setting is discretional.
- NR frequency band is selectable.
- Signal can be output without passing through NR circuit.

#### APPLICATION

Color TV

#### RECOMMENDED OPERATING CONDITION

Supply voltage range	
Rated supply voltage	







#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
Vcc	Supply voltage	14	v
Pd	Power dissipation	1250	mV
Topr	Operating temperature	-20~75	°C
Tstg	Storage temperature	-40~125	Ĵ
Surage	Electrostatic discharge	±200	V

## ELECTRICAL CHARACTERISTICS (Ta=25°C, Vcc=12V, unless otherwise noted, Position all switches of test circuit at "a" as initial setting. Each VR setting is shown in test circuit diagram. No signal is input. Only settings different from initial settings are shown in "Test conditions" column.)

Symbol	Parameter	Test Point	Input	Test conditions	Note	Limits			
Symbol	Falameter				Note	Min.	Тур.	Max.	Unit
lcc	Circuit current	۵	-	SW9÷b	1	24.3	33.3	42.3	mA
GvHI	High-frequency amplifier gain (1)	TP18	SG1	VR13:12V	2	15.1	16.1	18.1	dB
GvH2	High-frequency amplifier gain (2)	TP18	SG1	VR13:12V	2	8.1	10.1	12.1	dB
Gvнз	High-frequency amplifier gain (3)	TP18	SG1	VR17 12V, VR13 12V	2	-31.1		-25.1	dB
Gvcoi	Coring amplifier gain (1)	TP18	SG2	VR1 : 12V	3	9.3	12.3	15.3	dB
Gvco2	Coring amplifier gain (2)	TP18	SG2	VR17:12V, VR13:2V	3	5.1	7.6	10.1	dB
GVLI	Low- frequency amplifier gain	TP20	SG3	VR19 : 5V	4	5.0	6.2	7.4	dB
GvD1	DL damp Correction amplifier gain (1)	TP20	SG4		5	12.7	14.7	16.7	dB
GvD2	DL damp Correction amplifier gain (2)	TP20	SG4	SW8:b	5	7.4	8.8	11.4	dB
Gvc1	Chroma gain control amplifier (1)	TP4	SG5	SW4:b	6	-12.1	-9.1	-6.1	dB
Gvc2	Chroma gain control amplifier (2)	TP4	SG5	SW4 : b, VR2 : 12V	6	-15.0	-13.0	-11.0	dB
Gvc3	Chroma gain control amplifier (3)	TP4	SG5	SW4 : b, VR2 : 0V	6	-2.9	-0.9	1.1	dB
Gvy1	Y/C adder/subtracter gain (1)	TP12	SG4	SW5, SW6-2 : b	7	4.6	6.6	8.6	dB
Gvy2	Y/C adder/subtracter gain (2) TP12 SG4 SW5, SW6-2, SW8 : b		7	9.3	11.3	13.3	dB		
Gv3	Y output gain (1) TP12 SG5 SW4, SW6-1 : b, VR6 : 0V		8	-1.7	-0.2	0.8	dB		
Gv8	Y output gain (2)	TP12	SG5		9	-1.7	-0.2	0.8	dB
Gv11	Y output gain (3)	TP12	SG5	VR19:5V	10	1.7	-0.2	0.8	dB
Gv1	C output gain (1)	TP12	SG5		11	12.6	14.6	16.6	dB
Gv10	C output gain (2)	TP20	SG5	VR19 : 5V	12	-1.3	0.2	1.2	dB
C. T. Y	S mode/NORMAL crosstalk (Y)	TP18	SG6		13		-56	-50	dB
C. T. C	S mode /NORMAL crosstalk (C)	TP18	SG6		14		-63	-55	dB
D <sub>Ry1</sub>	Y output dynamic range (1)	TP18	SG7	SW4, SW6-1 : b, VR6 : 0V	15	2.8	3.7		VP-P
Day <sub>2</sub>	Y output dynamic range (2)	TP18	SG7		16	2.8	3.5		VP-P
DRy3	Y output dynamiic range (3)	TP18	SG7	VR19 : 5V	17	2.5	3.0		VF-P
DRC1	C output dynamic range (1) TP20 SG7		18	3.2	4.6	6.0	VP-P		
DRC2	C output dynamic range (2) TP20 SG7 VR19 : 5V		19	4.9	7.0	9.1	VP-P		
F1	Frequency characteristic (1) TP18 SG8 SW4, SW6-1 : b, VR6 : 0V		20	2.5	-1.2	0.1	dB		
F2	Frequency characteristic (2) TP8 SG8		21	-1.1	0.4	1.9	dB		
F3	Frequency characteristic (3)	TP18	SG8	VR19: 5V	22		0.5	2.0	dB
VTH19	S/SW threshold voltage	TP20	SG3	VR19: Variable	23	1.5	2.5	3.5	Vpc
VTH17	Through SW (HF level) threshold voltage			24	1.0	1.7	2.7	VDC	
VTH6	Simple mode SW threshold voltage	TP12	SG3	SW6-1 : b, VR6 : Variable	25	1.7	2.7	3.7	VDC



٠.,

#### ELECTRICAL CHARACTERISTICS TEST METHOD

Note

 Circuit current With initial settings shown in test circuit diagram, change SW9 position to "b", and read ammeter A.

- (2) High-frequency amplifier gains (1), (2) and (3) With initial settings shown in test circuit diagram,change VR13 to 12V, input SG1 at pin (4), and read output at pin (8) while changing VR17 to 12, 6 and 2V. GVH1, GVH2 and GVH3 represent respective outputs.
- (3) Coring amplifier gains (1) and (2)
   With initial settings shown in test circuit diagram, change VR17 to 12V, input SG2 at pin <sup>(3)</sup>, and read output at pin <sup>(3)</sup> while changing VR13 from 6 to 2V. Gvco1 and Gvco2 represent respective outputs.
- (4) Low-frequency amplifier gain
   With initial settings shown in test circuit diagram, change
   VR19 to 5V, input SG3 at pin <sup>(1)</sup>, and read output at pin <sup>(1)</sup>.
- (5) DL damp correction amplifier gains (1) and (2) With initial settings shown in test circuit diagram, input SG4 at pin ①, and read output at pin ⑳ as V<sub>D1</sub>. Then, change SW8 position to "b", and read output at pin ⑳ as V<sub>D2</sub>.
- (6) Chroma gain control amplifier characteristics With initial settings shown in test circuit diagram, change SW4 position to "b", input SG5 at pin ③, and read output at pin ④ while changing VR2 to 12, 6 and 0 V in sequence. Vc1, Vc2 and Vc3 represent respective outputs.
- (7) Y/C adder/subtracter gains (1) and (2) With initial settings shown in test circuit diagram, change SW5 and SW6-2 positions to "b", input SG4 at pin (6), and read output at pin (2) as V<sub>11</sub>. Then change SW8 position to "b", and read output at pin (2) as V<sub>12</sub>.
- (8) Y output gain (1) With initial settings shown in test circuit diagram, change SW6-1 position to "b", input SG5 at pin ③, and read output at pin ②.
- (9) Y output gain (2)
   With initial settings shown in test circuit diagram, input SG5 at pin (a), and read output at pin (a).
- (10) Y output gain (3)
   With initial settings shown in test circuit diagram, change VR19 to 5V, input SG5 at pin <sup>(1)</sup>, and read output at pin <sup>(1)</sup>.
- (11) C output gain (1)
   With initial settings shown in test circuit diagram, input SG4 at pin ①, and read output at pin ②.
- (12) C output gain(2)
   With initial settings shown in test circuit diagram, change VR19 to 5V, input SG5 at pin <sup>(10)</sup>, and read output at pin <sup>(20)</sup>.
- (13) S/NORMAL crosstalk (Y) With initial settings shown in test circuit diagram, change

VR19 to 5V, input SG6 at pin  $\textcircled{1}{10}$ , and read output at pin 18 as VcTY. Then, change VR19 to 0V, and read output at pin 18 as VcTY.

- (14) S/NORMAL crosstalk (C)
  With initial settings shown in test circuit diagram, change
  VR19 to 5V, input SG6 at pin <sup>(10)</sup>, and read output at pin <sup>(20)</sup> as Vcrc. Then, change VR19 to 0V, and read output at pin <sup>(20)</sup> as Vcrc.
- (15) Y output dynamic range (1)
   With initial settings shown in test circuit diagram, change SW6-1 position to "b", input SG7 at pin ③, and increase amplitude gradually. Read output amplitude when output at pin <sup>(1)</sup>/<sub>10</sub> begins to distort. DR<sub>Y1</sub> represents this amplitude.
- (16) Y output dynamic range (2)
   With initial settings shown in test circuit diagram, input SG7 at pin <sup>(3)</sup>, and increase ampitude gradually. Read output amplitude when output at pin <sup>(3)</sup> begins to distort. DRy2 represents this amplitude.
- (17) Y output dynamic range (3)

With initial settings shown in test circuit diagram, change VR19 to 5V, input SG7 at pin (1), and increase amplitude gradually. Read output amplitude when output at pin (18) begins to distort. DRv3 represents this amplitude.

- (18) C output dynamic range (1) With initial settings shown in test circuit diagram, input SG7 at pin ①, and increase amplitude gradually. Read output amplitude when output at pin ⑳ begins to distort. DRc1 represents this amplitude.
- (19) C output dynamic range (2) With initial settings shown in test circuit diagram, change VR19 to 5V, input SG7 at pin <sup>(1)</sup>, and increase amplitude gradually. Read output amplitude when output at pin <sup>(2)</sup> begins to distort.DRc<sub>2</sub> represents this amplitude.
- (20) Frequency characteristic (1)
   With initial settings shown in test circuit diagram, change SW6-1 position to "b", input SG8 at pin ③, and read output at pin <sup>®</sup> at frequencies of 1 MHz and 10MHz. V1 and V2 represent respective out puts.
- (21) Frequency characteristic (2) With initial settings shown in test circuit diagram, input SG8 at pin <sup>(B)</sup>, and read output at pin <sup>(B)</sup> at frequencies of 1MHz and 10MHz. V<sub>1</sub> and V<sub>2</sub> represents respective outputs.
- (22) Frequency characteristic (3)

With initial settings shown in test circuit diagram, change VR19 to 5V, input SG8 at pin 1, and read output at pin 8 at frequencies of 1MHz and 10MHz. V<sub>1</sub> and V<sub>2</sub> represent respective outputs.

(23) S/SW threshold voltage With initial settings shown in test circuit diagram, change VR19 to 5V, input SG3 at pin <sup>(10)</sup>, and lower voltage of VR19 while observing output at pin <sup>(20)</sup>. When output disappears at pin <sup>(20)</sup>, read VR19 voltage as V<sub>TH19</sub>.



- (24) Through SW threshold voltage With initial settings shown in test circuit diagram, change SW16 position to "b", apply same voltage as at pin <sup>(12)</sup> to VR16, and input SG3 at pin <sup>(11)</sup>. Then lower voltage of VR 17 while observing output at pin <sup>(13)</sup>. When output appears at pin <sup>(16)</sup>, read voltage of VR17 as VTH17.
  (25) Simple mode SW-threshold voltage
- With initial settings shown in test circuit diagram, change SW6-1 position to "b", apply 5V to VR6, and input SG3 at pin (8). Then lower voltage of VR6 while observing output at pin (2). When output disappears at pin (2), read voltage of VR6 as VTH6.

#### INPUT SIGNAL

SG. NO		Signal Content	
SG1	1 MHz	100mV <sub>P-P</sub>	CW
SG2	1MHz	100mVrms	CW
SG3	1MHz	500mVp-p	CW
SG4	3.58MHz	100mVp-p	CW
SG5	3.58MHz	500mV <sub>P-P</sub>	CW
SG6	3.58MHz	1.5Vp-p	CW
SG7	500KHz	Variable	CW
SG8	1MHz/10MHz	100mVP-P	CW

#### TEST CIRCUIT



Capacitance : F



#### TYPICAL CHARACTERISTICS



#### DESCRIPTION OF Y/C SEPARATION BLOCK

Characteristics

Limited frequency band signal is passed through 1H DELAY line, to obtain ring-free Y signal.



#### OPERATION

Input composite chroma signal is passed through Y(DELAY)line and input to pin (18), while signal with frequency around 3.58MHz obtained by BPF is input to 1H DELAY line and to pin (3). signal passed through 1H DELAY line is phase-shifted by 180°

with respect to signal input at pin (3), due to functions of VOLUME , ADJUST COIL and internal 15 dB amplifier in IC. Therefore, Y signal with frequency around 3.58MHz and chroma signal

are obtained by addition or subtraction between phase-shifted signal and signal input at pin ③.

Chroma signal thus obtained is passed through gain control amplifier and all-pass filter to become phase-inverted signal with same level as chroma signal input at pin B, and added to chroma signal. Thus, Y signal alone is separated from video signal.



#### DESCRIPTION OF CORING BLOCK

Characteristics

Coring block eliminates wide range of noise without impairing waveform.

Y/C-separated Y signal or S/Y signal is input.





#### OPERATION

Noise contains many high -frequency components. Therefore, Y signal input at pin <sup>(1)</sup>/<sub>(2)</sub> is first passed through LPF and HPF for separation into high- and low-frequency components. The high-frequency Y signal is then cored so that component with amplitude within specified range is not passed but output as DC. Cored high-frequency Y signal is amplified to same amplitude as Y signal before coring, and is combined with low-frequency Y signal. As a result, pin <sup>(1)</sup>/<sub>(2)</sub> outputs Y signal that is noiseless compared with signal input at pin <sup>(1)</sup>/<sub>(2)</sub>.

#### CORING OPERATION

When signal indicated by "A" below is input, coring circuit outputs cored component in range  $\Delta V$  as DC, so that noise within range  $\Delta V$  is not output. Accordingly, as indicated by "B," output signal has an amplitude smaller by  $\Delta V$  than that of signal "A." Width of  $\Delta V$  decreases as voltage at pin (3) is increased.

#### ADJUSTMENT OF EXTERNAL COMPONENTS OF RECOM-MENDED CIRCUIT

#### (Y/C Separation)

Connect pin (6) to GND, for simple comb filter mode. In this mode, result of addition/subtraction between signals input at pins (1) and (3) is output to pins (2) and (20). When composite video signal is input to this recommended IC in simple comb filter mode, DELAY signal and DIRECT signal are input at pins (1) and pin (3), respectively.

When values of variable coil and variable resistor are changed appropriately, sum of signals input at pins ① and ③ is output to pin @. signal thus output is Y signal component with frequency around 3.58 MHz. Adjust 1H DELAY line so that signal output at @ pin does not contain chroma signal component.





Disconnect pin (6) from GND so that bias voltage is applied from pin (4) to pin (6). Recommended IC in ring-free mode is obtained. In this mode, pin (2) outputs Y/C-separated Y signal. However, chroma component remains, and can be removed completely by adjusting variable resistors connected to pins (2) and (4).

If chroma component cannot be removed completely by this method, change LC filter.

If chroma component is shifted by half wavelength, replace LC filter with series resonance circuit.



#### SW PIN SETTINGS FOR EACH OPERATION MODE

Operation Mode	Pin6	Pin17	Pin19
Ring-free, coring	Bias voltage applied from pin ④		GND
Ring-free, without coring	Bias voltage applied from pin④	GND	GND
Simple comb filter, without coring	GND	GND	GND
Simple comb filter, coring	GND	About 1,5V min.	GND
S-pin input, coring	-	About 1.5V min.	About 2.5V min.
S-pin input, without coring	_	GND	About 2.5V min.



COMB FILTER Y/C PROCESSOR, CORING





.

#### COMB FILTER Y/C PROCESSOR, CORING



APLICATION EXAMPLE2 (Simple comb filter)



#### COMB FILTER Y/C PROCESSOR, CORING

Pin No.	Name	DC Voltage (V)	Peripheral Circuit of Pin	Function
0	1H DL IN	3.8	10kΩ () 18kΩ \$ 777 777	Input pin for chroma signal passed through 1H DELAY line
Ø	C GAIN CONTROL	_	$ \begin{array}{c}                                     $	Used to control chroma signal output amplitude at pin ④.
3	DIRECT IN	9.5	$V_{CC}$ $12.5k\Omega \neq 3$ $6.3k\Omega \neq 6.3k\Omega$ $0.2mA \downarrow \bigcirc 0.4mA \downarrow \bigcirc \downarrow 0.4mA$ $777 777 777$	Input pin for chroma signal passed through BPF
٩	GAIN CONTROL OUT	4.2	$10k\Omega$ $3.9k\Omega$ $3.9k\Omega$ $27k$ $5$ $0.4mA$ $777$ $777$	Ounput pin for chroma signal with am- plitude controlled at pin ②
5	BIAS	4.2		Normally open

#### DESCRIPTION OF PIN



٠.,

#### COMB FILTER Y/C PROCESSOR, CORING



#### DESCRIPTION OF PIN (cont.)



#### COMB FILTER Y/C PROCESSOR, CORING

Pin No.	Name	DC Voltage (V)	Peripheral Circuit of Pin	Function
02	Y SW OUT	9.5	0.2mA 0.2mA 0.2mA 0.2mA 0.2mA 0.3mA	Output pin for processing Y/C- separated Y signal
(3)	CORING LEVEL	-	$V_{CC} \xrightarrow{1 \ k \Omega} 30 k \Omega$ $(3) \xrightarrow{1 \ k \Omega} 18 k \Omega$ $(3) \xrightarrow{1 \ k \Omega} 10 k \Omega$ $0.4 \text{mA} \xrightarrow{0} 777$	Used to control coring range of high- frequency component of Y/C-separated Y signal.
<b>1</b> 9	HPF IN	2.5	$\begin{array}{c} (4) \\ 800 \Omega \\ \hline \\ 1.7k\Omega \\ \hline \\ 10k\Omega \\ \hline 10k\Omega \\ \hline \\ 10k\Omega \\ \hline \\ 10k\Omega \\ \hline \\ 10k\Omega \\ \hline 10k\Omega \\ $	Input pin for Y signal to be cored
0	CORING		$V_{\infty}$	Pin for connection with capacitor to pro- vide bias for coring
Ð	LPF IN	Apply same DC voltage as at pin ᠿ.	6↓0.3mA 800 0,3mA 777 777	Input pin for łow-frequency Y/C- separated Y signal passed through LPF

#### **DESCRIPTION OF PIN** (cont.)



۰,

.

#### COMB FILTER Y/C PROCESSOR, CORING



#### DESCRIPTION OF PIN (cont.)

