


C-MOS 64 K (8 K × 8)-BIT SRAM

—TOP VIEW—



MODE	E	G	W	DQ0 - DQ7	POWER
DESELECT	1	x	x	HI-Z	STANDBY
WRITE	0	x	0	D IN	ACTIVE
READ	0	0	1	D OUT	ACTIVE
READ	0	1	1	HI-Z	ACTIVE
DESELECT	x	x	x	HI-Z	CMOS STANDBY
DESELECT	x	x	x	HI-Z	BATTERY BACK-UP MODE

1 : HIGH LEVEL
 0 : LOW LEVEL
 x : DON'T CARE
 HI-Z : HIGH IMPEDANCE

