

### M48T559Y

# 64 Kbit (8Kb x 8) TIMEKEEPER<sup>®</sup> SRAM with ADDRESS/DATA MULTIPLEXED

- SOFTWARE and HARDWARE RESET for WATCHDOG TIMER
- REGISTER COMPATIBLE with M48T59 TIMEKEEPER SRAM
- ADDRESS/DATA MULTIPLEXED I/O PINS
- WATCHDOG TIMER MONITORS OUT of CONTROL PROCESSOR or HUNG BUS
- ALARM with WAKE-UP in BATTERY MODE
- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT and BATTERY
- FREQUENCY TEST OUTPUT for REAL TIME CLOCK
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGE (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48T559Y: 4.2V≤ V<sub>PFD</sub> ≤ 4.5V
- PACKAGING INCLUDES a 28-LEAD SOIC and SNAPHAT® TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP CONTAINS the BATTERY and CRYSTAL
- MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode)
- PROGRAMMABLE ALARM OUTPUT ACTIVE in the BATTERY BACK-UP MODE

#### **DESCRIPTION**

The M48T559Y TIMEKEEPER<sup>®</sup> RAM is an 8K x 8 non-volatile static RAM and real time clock. The monolithic chip is available in the SNAPHAT package to provide a highly integrated battery backed-up memory and real time clock solution.

The 28 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process.






Figure 1. Logic Diagram



June 1998 1/17

Figure 2. SOIC Pin Connections



Warning: NC = Not Connected; DU = Do not Use, must be connected to V<sub>CC</sub> or V<sub>SS</sub>.

**Table 1. Signal Names** 

AD0-AD7	Address/Data
AS0-AS1	Address Strobes
W	Write Enable
R	Read Enable
Ē	Chip Enable
WDI	Watchdog Input
RSTIN1-RSTIN2	Reset Input
RST	Power Fail Reset Output (Open Drain)
ĪRQ/FT	Interrupt / Frequency Test Output (Open Drain)
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)	-40 to 85	°C
V <sub>IO</sub>	Input or Output Voltages	–0.3 to 7	V
Vcc	Supply Voltage	–0.3 to 7	V
lo	Output Current	20	mA
P <sub>D</sub>	Power Dissipation	1	W

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

CAUTION: Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

#### **DESCRIPTION** (Cont'd)

Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28 lead SOIC, the battery/crystal package (i.e. SNAPHAT) part number is "M4T28-BR12SH1".

As Figure 3 shows, the static memory array and the quartz controlled clock oscillator of the M48T559Y

are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 1FF8h-1FFFh. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT™ read/write memory cells.

Figure 3. Block Diagram




Table 3. Operating Modes (1)

Mode	V <sub>CC</sub>	Ē	R	w	AD0-AD7	Power		
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby (3)		
Write	4.5V to 5.5V	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	Active		
Read		$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active		
Read		$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active		
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) (2)	Х	Х	Х	High Z	CMOS Standby		
Deselect	≤ V <sub>SO</sub>	Х	Х	Х	High Z	Battery Back-up Mode		

Notes: 1.  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} =$  Battery Back-up Switchover Voltage. 2. See Table 7 for details. 3. AD0-AD7,  $\overline{AS0}$ ,  $\overline{AS1}$  active when  $\overline{E}$  is high and  $V_{CC} > V_{PFD}$ .

The M48T559Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T559Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition.

When Vcc is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low Vcc. As Vcc falls below approximately 3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

**Table 4. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit




Table 5. Capacitance (1, 2)  $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>IO</sub> (3)	Input / Output Capacitance	V <sub>OUT</sub> = 0V		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V.

Sampled only, not 100% tested.
 Outputs deselected

Table 6. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(1)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±5	μΑ
I <sub>LRST</sub> (2)	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		100	μΑ
Icc	Supply Current	Outputs open		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		10	mA
I <sub>CC2</sub> (3)	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		7	mA
V <sub>IL</sub> <sup>(4)</sup>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
▼ OL	Output Low Voltage (IRQ/FT) (5)	I <sub>OL</sub> = 10mA		0.4	V
V <sub>OH</sub> <sup>(6)</sup>	Output High Voltage	I <sub>OH</sub> = −1mA	2.4		V

Notes: 1. Outputs Deselected.

Outputs Deselected.
 Input leakage current on input RESET pins.
 AD0-AD7, AS0, AS1 active when E is high and V<sub>CC</sub> > V<sub>PFD</sub>.
 Negative spikes of -1V allowed for up to 10ns once per Cycle.
 The IRQ pin is Open Drain.
 Measured with Control Bits set as follows: R = '1'; W, ST, FT = '0'.

47/ 4/17

Table 7. Power Down/Up Trip Points DC Characteristics (1)  $(T_A = 0 \text{ to } 70^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
$V_{PFD}$	Power-fail Deselect Voltage (M48T559Y)	4.2	4.35	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage		3.0		V
t <sub>DR</sub> <sup>(2)</sup>	Expected Data Retention Time	7			YEARS

Notes: 1. All voltages referenced to V<sub>SS</sub>. 2. At 25°C

Table 8. Power Down/Up Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$ 


Symbol	Parameter	Min	Max	Unit
t <sub>PD</sub>	E at V <sub>IH</sub> before Power Down	0		μs
t <sub>F</sub> <sup>(1)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs
t <sub>FB</sub> <sup>(2)</sup>	V <sub>PFD</sub> (min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	10		μs
t <sub>RB</sub>	V <sub>SO</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1		μs
t <sub>REC</sub>	V <sub>PFD</sub> (max) to RST High	40	200	ms

Notes: 1. VPFD (max) to VPFD (min) fall time of less than tr may result in deselection/write protection not occurring until 200 µs after

Vcc passes V<sub>PFD</sub> (min).

2. V<sub>PFD</sub> (min) to V<sub>SO</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

Figure 5. Power Down/Up Mode AC Waveforms



**Table 9. AC Characteristics** 

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	M487	Г559Ү	Unit
	i arameter	Min	Max	
t <sub>AS</sub>	Address Setup Time	20		ns
t <sub>AH</sub>	Address Hold Time	0		ns
t <sub>DS</sub>	Data Setup Time	60		ns
t <sub>DH</sub>	Data Hold Time	0		ns
$t_{RLDV}$	Read Enable Access Time		70	ns
t <sub>RLRH</sub>	R Pulse Width Low	70		ns
t <sub>RHDZ</sub>	Read Enable High to Output High Z		25	ns
t <sub>WLWH</sub>	W Pulse Width Low	50		ns
t <sub>ELEH</sub>	E Pulse Width Low	50		ns
t <sub>ASLASH</sub>	AS0, AS1 Pulse Width Low	15		ns
t <sub>ASHRL</sub>	AS0, AS1 High to R Low	15		ns
t <sub>ASHWL</sub>	AS0, AS1 High to W Low	15		ns
t <sub>ELRL</sub>	Chip Enable Low to Read Enable Low	0		ns
t <sub>EHDZ</sub>	CHip Enable High to Data Output Hi-Z	0		ns
t <sub>ELWL</sub>	Chip Enable Low to Write Enable Low	0		ns

#### **RAM OPERATION**

Four control signals,  $\overline{AS0}$ ,  $\overline{AS1}$ ,  $\overline{R}$  and  $\overline{W}$ , are used to access the M48T559Y. The address latches are loaded from the address/data bus in response to rising edge signals applied to the Address Strobe 0 ( $\overline{AS0}$ ) and Address Strobe 1 ( $\overline{AS1}$ ) signals.  $\overline{AS0}$  is used to latch the lower 8 bits of address, and  $\overline{AS1}$  is used to latch the upper 5 bits of address.

It is not however necessary to follow any particular order. The inputs are in parallel for the two address bytes (upper and lower) and can be latched in any order as long as the correct strobe is used. It is necessary to meet the set-up and hold times given in the AC specifications with valid address information in order to properly latch the address. If the upper and/or lower order addresses are correct from a prior cycle, it is not necessary to repeat the address latching sequence.

A write operation requires valid data to be placed on the bus (AD0-AD7), followed by the activation of the Write Enable ( $\overline{W}$ ) line. Data on the bus will be written to the RAM, provided that the write timing specifications are met. During a read cycle, the Read Enable ( $\overline{R}$ ) signal is driven active. Data from the RAM will become valid on the bus provided that the RAM read access timing specifications are met.

The  $\overline{W}$  and  $\overline{R}$  signals should never be active at the same time. In addition,  $\overline{E}$  must be active before any control line is recognized (except for AD0-AD7 and AS0, AS1).

#### **RESET INPUT**

The M48T559Y provides two debounced inputs which can generate an output Reset. The duration and function of the Reset output is identical to a Reset generated by a power cycle. Pulses shorter than  $t_{R1}$  and  $t_{R2}$  will not generate a Reset condition (see Table 12 and Figure 13).

#### **DATA RETENTION MODE**


Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}(max)$ ,  $V_{PFD}(min)$  window. All outputs become high impedance, and all inputs are treated as "don't care."

**Note:** A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V<sub>PFD</sub>(min), the user can be assured the memory will be in a write protected state, provided the V<sub>CC</sub> fall time is not less than t<sub>F</sub>.

tELEH Ē tELRL tEHDZ tASLASH AS0 - tASLASH AS1 - tASHRL → tRLRH→  $\overline{\mathsf{R}}$ tRLDV tAS tAH tRHDZ tAH DATA OUT VALID AD0-AD7 LOW ADDRESS VALID UPPER ADDRESS VALID AI01671B

Figure 6. Read Mode AC Waveforms

Note: AD5-AD7 are don't care when latching upper address.



Note: AD5-AD7 are don't care when latching upper address.

Table 10. Register Map

Address		Data							Function/Range	
Audiess	D7	D6	D5	D4	D3	D2	D1	D0	BCD Form	at
1FFFh		10 Y	ears			Ye	ar		Year	00-99
1FFEh	0	0	0	10 M.		Мо	nth		Month	01-12
1FFDh	0	0	10 [	Date		Da	ate		Date	01-31
1FFCh	0	FT	0	0	0		Day		Day	01-07
1FFBh	0	0	10 H	lours	Hours			Hour	00-23	
1FFAh	0	1	10 Minutes			Min	utes		Minutes	00-59
1FF9h	ST	1	10 Seconds			Seco	onds		Seconds	00-59
1FF8h	W	R	S		(	Calibration	า		Control	
1FF7h	WDS	BMB4	ВМВ3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
1FF6h	AFE	Υ	ABE	Υ	Υ	Y	Υ	Υ	Interrupts	
1FF5h	RPT4	Υ	Al. 10	) Date		Alarm	Date		Alarm Date	01-31
1FF4h	RPT3	Υ	Al. 10	Hours		Alarm	Hours		Alarm Hours	00-23
1FF3h	RPT2	Alar	m 10 Min	utes		Alarm I	Minutes		Alarm Minutes	00-59
1FF2h	RPT1	Aları	m 10 Sec	onds	Alarm Seconds			Alarm Seconds	00-59	
1FF1h	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Unused	
1FF0h	WDF	AF	Z	BL	Z	Z	Z	Z	Flags	

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit

R = READ Bit W = WRITE Bit ST = STOP Bit

0 = Must be set to '0'

Y = '1' or '0' Z = '0' and are Read only

AF = Alarm Flag BL = Battery Low

WDS = Watchdog Steering Bit BMB0-BMB4 = Watchdog Multiplier Bits RB0-RB1 = Watchdog Resolution Bits

AFE = Alarm Flag Enable

ABE = Alarm in Battery Back-up Mode Enable RPT1-RPT4 = Alarm Repeat Mode Bits

WDF = Watchdog Flag

#### **DATA RETENTION MODE** (cont'd)

The M48T559Y may respond to transient noise spikes on V<sub>CC</sub> that reach into the deselect window during the time the device is sampling V<sub>CC</sub>. Therefore, decoupling of the power supply lines is recommended.

When V<sub>CC</sub> drops below V<sub>SO</sub>, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T559Y for an accumulated period of at least 7 years when V<sub>CC</sub> is less than  $V_{SO}.\,$  As system power returns and  $V_{CC}$ rises above V<sub>SO</sub>, the battery is disconnected, and

the power supply is switched to external Vcc. Write protection continues until V<sub>CC</sub> reaches V<sub>PFD</sub>(min) plus t<sub>REC</sub>(min). For more information on Battery Storage Life refer to the Application Note AN1012.

#### **POWER-ON RESET**

The M48T559Y continuously monitors V<sub>CC</sub>. When Vcc falls to the power fail detect trip point, the RST pulls low (open drain) and remains low on power-up for 40ms to 200ms after Vcc passes VPFD. An external pull-up resistor is required (1k $\Omega$  resistor is recommended). The reset pulse remains active with Vcc at Vss.

#### **CLOCK OPERATIONS**

#### Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the Control register (1FF8h). As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0'.

#### **Setting the Clock**

Bit D7 of the Control register (1FF8h) is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 9). Resetting the WRITE bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur in one second.

See the Application Note AN923 "TIMEKEEPER rolling into the 21st century" for information on Century Rollover.

#### **Stopping and Starting the Oscillator**


The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T559Y is shipped from STMicroelectronics with the STOP bit set to a '1'. When reset to a '0', the M48T559Y oscillator starts within one second.

#### Calibrating the Clock

The M48T559Y is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about  $\pm$  1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T559Y improves to better than  $\pm$ 4 ppm at 25°C.

The oscillation rate of any crystal changes with temperature (see Figure 10). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M48T559Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 9. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five bit Calibration byte found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

Figure 9. Clock Calibration






Figure 10. Crystal Accuracy Across Temperature

#### **CLOCK OPERATIONS** (cont'd)

The Calibration byte occupies the five lower order bits (D4-D0) in the Control register (1FF8h). These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles.

If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T559Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the IRQ/FT pin. The pin will toggle at 512Hz when the Stop bit (D7 of 1FF9h) is '0', the FT bit (D6 of 1FFCh) is '1', the AFE bit (D7 of 1FF6h) is '0', and the Watchdog Steering bit (D7 of 1FF7h) is '1' or the Watchdog Register is reset (1FF7h = 0).

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

For more information on calibration, see the Application Note AN934 "TIMEKEEPER Calibration".

The  $\overline{\text{IRQ}}/\text{FT}$  pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10k $\Omega$  resistor is recommended in order to control the rise time.

#### **SETTING ALARM CLOCK**

Registers 1FF5h-1FF2h contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific day of the month or repeat every day, hour, minute, or second. It can also be programmed to go off while the M48T559Y is in the battery back-up mode of operation to serve as a system wake-up call.

RPT1-RPT4 put the alarm in the repeat mode of operation. Table 11 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT1-RPT4, AF (Alarm Flag) is set. If AFE (Alarm Flag Enable) is also set, the alarm condition activates the IRQ/FT pin. The alarm flag and the IRQ/FT output are cleared by a read to the Flags register as shown in Figure 11.


Note: If an alarm condition occurs while the flags register address is latched into the address buffer, the alarm flag will not be set until an address other than the flags register (1FF0h) is latched into the address buffer. This will insure that the alarm flag will not be inadvertently reset while reading the flag register. To properly check to see if an alarm condition has occurred while reading the flag register, the user is required to latch, read or write to an alternate address and then re-read the alarm flag.

The IRQ/FT pin can also be activated in the battery back-up mode. The IRQ/FT will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M48T559Y was in the deselect mode during power-up. Figure 12 illustrates the back-up mode alarm timing.

Table 11. Alarm Repeat Mode

RPT4	RPT3	RPT2	RPT1	Alarm Activated
1	1	1	1	Once per Second
1	1	1	0	Once per Minute
1	1	0	0	Once per Hour
1	0	0	0	Once per Day

Figure 11. Interrupt Reset Waveforms






Figure 12. Back-up Mode Alarm Waveforms

#### **WATCHDOG TIMER**

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the eight bit Watchdog Register (Address 1FF7h). The five bits (BMB4-BMB0) store a binary multiplier and the two lower order bits (RB1-RB0) select the resolution, where 00=1/16 second, 01=1/4 second, 10=1 second, and 11=4 seconds. The amount of time-out is then determined to be the multiplication of the five bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register =  $3 \times 1$  or 3seconds). If the processor does not reset the timer within the specified period, the M48T559Y sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset.

The most significant bit of the Watchdog Register is the Watchdog Steering Bit. When set to a '0', the watchdog will activate the  $\overline{IRQ}/FT$  pin when timedout. When WDS is set to a '1', the watchdog will output a negative pulse on the  $\overline{RST}$  pin for a duration of 40ms to 200ms. The Watchdog register will reset to a '0' at the end of a watchdog time-out when the WDS bit is set to a '1'.

The watchdog timer can be reset by two methods:

 a transition (high-to-low or low-to-high) can be applied to the Watchdog input pin (WDI)  the microprocessor can perform a write of the Watchdog Register. The time-out period then starts over The WDI pin contains a pull-up resistor and therefore can be left unconnected if not used.

The watchdog timer will be reset on each transition (edge) seen by the WDI pin. In order to perform a software reset of the Watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS bit is programmed to output an interrupt, a value of 00h needs to be written to the Watchdog Register in order to clear the IRQ/FT pin. This will also disable the watchdog function until it is again programmed correctly. A read of the Flags Register will reset the Watchdog Flag (D7; Register MSB-15).

The watchdog function is automatically disabled upon power-up and the Watchdog Register is cleared. If the watchdog function is set to output to the IRQ/FT pin and the frequency test function is activated, the watchdog function prevails and the frequency test function is denied.

or

RSTIN1

RSTIN2

RST

tR1

tR1

tR1HRZ

Hi-Z

Hi-Z

HI-Z

Al01679

Figure 13. Reset Timing Waveforms

**Table 12. Reset AC Characteristics** ( $T_A = 0$  to  $70^{\circ}$ C;  $V_{CC} = 4.5V$  to 5.5V)

Symbol	Parameter	Min	Max	Unit
t <sub>R1</sub>	RSTIN1 Low to RST Low	50	200	ns
t <sub>R2</sub>	RSTIN2 Low to RST Low	20	100	ms
t <sub>R1HRZ</sub>	RSTIN1 High to RST Hi-Z	40	200	ms
t <sub>R2HRZ</sub>	RSTIN2 High to RST Hi-Z	40	200	ms

#### **BATTERY LOW WARNING**

The M48T559Y checks its battery voltage on power-up. The BL (Battery Low) bit (D4 of 1FF0h) will be set on power-up if the battery voltage is less than 2.5V (typical).

#### **POWER-ON DEFAULTS**

Upon application of power to the device, the following register bits are set to a '0' state: WDS; BMB0-BMB4; RB0-RB1; AFE; ABE; W; R; FT.


#### POWER SUPPLY DECOUPLING and UNDER-SHOOT PROTECTION

I<sub>CC</sub> transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 14) is recommended in order to provide the needed filtering.


In addition to transients that are caused by normal SRAM operation, power cycling can generate

negative voltage spikes on  $V_{CC}$  that drive it to values below Vss by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommeded to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 14. Supply Voltage Protection



#### **ORDERING INFORMATION SCHEME**




Note: 1. The SOIC package (SOH28) requires the battery/crystal package (SNAPHAT) which is ordered separately under the part number "M4T28-BR12SH1" in plastic tube or "M4T28-BR12SH1TR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery/crystal package "M4T28-BR12SH1" in conductive foam since this will drain the lithium button-cell battery.

For a list of available options (Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

## SOH28 - 28 lead Plastic Small Outline, battery SNAPHAT


Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	_	_	0.050	_	_	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
N	28			28			
СР			0.10			0.004	



Drawing is not to scale.

## SH - SNAPHAT Housing for 28 lead Plastic Small Outline

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А			9.78			0.385	
A1		6.73	7.24		0.265	0.285	
A2		6.48	6.99		0.255	0.275	
А3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		14.22	14.99		0.560	0.590	
eA		15.55	15.95		0.612	0.628	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - All Rights Reserved

® TIMEKEEPER and SNAPHAT are registered trademarks of STMicroelectronics

™ BiPORT is a trademark of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.