

## DESCRIPTION

The M37754FFCGP and the M37754FFCHP are single-chip microcomputers designed with high-performance CMOS silicon gate technology, including the internal flash memory. These are housed in 100-pin plastic molded QFP.

These microcomputers have a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing, and the bus interface unit enhances the memory access efficiency to execute instructions fast.

In addition to the 7700 Family basic instructions, the M37754FFCGP and the M37754FFCHP have 6 special instructions which contain instructions for signed multiplication/division; these added instructions improve the servo arithmetic performance to control hard disk drives and so on.

These microcomputers also include the flash memory, RAM, multiple-function timers, motor control function, serial I/O, A-D converter, D-A converter, and so on.

The internal flash memory can be programed and erased by using a PROM programmer or by control of the central processing unit (CPU). Therefore, these microcomputers can change the program easily even after they are mounted on the board.

## DISTINCTIVE FEATURES

### <Microcomputer mode>

- Number of basic machine instructions ..... 109  
(103 basic instructions of 7700 Family + 6 special instructions)
- Memory size      Flash memory ..... 120 Kbytes  
                         RAM ..... 3968 bytes
- Instruction execution time  
    The fastest instruction at 40 MHz frequency ..... 100 ns
- Single power supply ..... 5V  $\pm$ 10 %
- Low power dissipation (at 40 MHz frequency) ..... 125 mW (Typ.)
- Interrupts ..... 21 types, 7 levels
- Multiple-function 16-bit timer ..... 5+3  
(three-phase motor drive waveform or pulse motor control waveform output)
- Serial I/O (UART or clock synchronous) ..... 2
- 10-bit A-D converter ..... 8-channel inputs
- 8-bit D-A converter ..... 2-channel outputs
- 12-bit watchdog timer
- Programmable input/output (ports P0—P11) ..... 87
- Small package [M37754FFCHP]  
    ..... 100-pin fine pitch QFP (lead pitch : 0.5 mm)

### <Flash memory mode>

- Supply voltage ..... VCC = 5 V  $\pm$  10 %
- Program/Erase voltage ..... VPP = 12 V  $\pm$  5 %
- Programming method ..... Programming in unit of byte
- Erasing method .....  
    Batch erasing and 2-division-block erasing (in CPU reprogramming mode)
- Program/Erase control by software command
- Number of times for programming/erasing ..... 100

## APPLICATION


Control devices for personal computer peripheral equipment such as CD-ROM drives, hard disk drives, high density FDD, printers

Control devices for office equipment such as copiers and facsimiles

Control devices for industrial equipment such as communication and measuring instruments


Control devices for equipment required for motor control such as inverter air conditioner and general purpose inverter


**M37754FFCGP PIN CONFIGURATION (TOP VIEW)**



**Outline 100P6S-A**

**M37754FFCHP PIN CONFIGURATION (TOP VIEW)**





## FUNCTIONS (Microcomputer mode)

Parameter		Functions
Number of basic machine instructions		109 (103 basic instructions of 7700 Family + 6 special instructions)
Instruction execution time		100 ns (the fastest instruction at external clock 40 MHz frequency)
Memory size	Flash memory	120 Kbytes
	RAM	3968 bytes
Input/Output ports	P0, P1, P4–P8, P10, P11	8-bit × 9
	P2	5-bit × 1
	P3	4-bit × 1
	P9	6-bit × 1
Multiple-function timers	TA0, TA1, TA2, TA3, TA4	16-bit × 5
	TB0, TB1, TB2	16-bit × 3
Serial I/O		(UART or clock synchronous serial I/O) × 2
A-D converter		10-bit × 1 (8 channels)
D-A converter		8-bit × 2
Watchdog timer		12-bit × 1
Dead-time timer		8-bit × 3
Interrupts		5 external types, 16 internal types (Each interrupt can be set to priority levels 0 – 7.)
Clock generating circuit		Built-in (externally connected to a ceramic resonator or quartz crystal resonator)
Supply voltage		5 V ± 10 %
Power dissipation		125 mW (at external clock 40 MHz frequency)
Input/Output characteristic	Input/Output withstand voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 16 Mbytes
Operating temperature range		–20 to 85 °C
Device structure		CMOS high-performance silicon gate process
Package		100-pin plastic molded QFP

## FUNCTIONS (Flash memory mode)

Parameter		Functions
Supply voltage		5 V ± 10 %
Program/Erase voltage		12 V ± 5 %
Flash memory mode		3 modes (parallel I/O, serial I/O, CPU reprogramming)
Programming method	Parallel I/O mode	Programming in unit of byte/120 Kbytes
	Serial I/O mode	Programming in unit of byte/120 Kbytes
	CPU reprogramming mode	Programming in unit of byte/112 Kbytes
Erasing method	Parallel I/O mode	Batch erasing/120 Kbytes
	Serial I/O mode	Batch erasing/120 Kbytes
	CPU reprogramming mode	Batch erasing/112 Kbytes or 2-division-block erasing 2-division-block erasing: 56-Kbyte area to be erased is selectable.
Program/Erase control method		Program/Erase control by software command
Command number	Parallel I/O mode	7 commands
	Serial IO mode	7 commands
	CPU reprogramming mode	7 commands
Number of times for Program/Erase		100

## PIN DESCRIPTION (MICROCOMPUTER MODE)

Pin	Name	Input/ Output	Functions
Vcc, Vss	Power supply		Supply 5 V $\pm$ 10 % to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for single-chip mode or memory expansion mode. Connect to Vcc for microprocessor mode.
RESET	Reset input	Input	This is reset input pin. The microcomputer is reset when supplying "L" level to this pin.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz-crystal resonator between XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
XOUT	Clock output	Output	
E	Enable output	Output	This pin outputs enable signal E, which indicates access state of data bus for single-chip mode. This pin outputs RD signal for memory expansion mode or microprocessor mode.
BYTE (Note)	Bus width select input	Input	This pin determines whether the external data bus is 8-bit width or 16-bit width for memory expansion mode or microprocessor mode. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AVcc, AVss	Analog supply input		Power supply for the A-D converter and the D-A converter. Connect AVcc to Vcc and AVss to Vss externally.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter and the D-A converter.
P00–P07	I/O port P0	I/O	In single-chip mode, port P0 is an 8-bit I/O port. This port has an I/O direction register and each pin can be programmed for input or output. These ports are in the input mode when reset. Address (A0 - A7) is output in memory expansion mode or microprocessor mode.
P10–P17	I/O port P1	I/O	In single-chip mode, these pins have the same functions as port P0. Address (A8 - A15) is output in memory expansion mode or microprocessor mode.
P20–P23, P27	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. Address (A16 - A19, A23) is output in memory expansion mode or microprocessor mode.
P30–P33	I/O port P3	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, WR, BHE, ALE, and HLDA signals are output.
P40–P47	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P40, P41, and P42 become HOLD and RDY input pins, and clock $\phi_1$ output pin respectively. Functions of other pins are the same as in single-chip mode. In memory expansion mode, P42 can be programmed as I/O port.
P50–P57	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2, timer A3, output pins for motor drive waveform, and input pins for key input interrupt.
P60–P67	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input INT0, INT1, and INT2, and input pins for timer B0, timer B1, and timer B2.
P70–P77	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as input pins for A-D converter.
P80–P87	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for UART0, UART1, output pins for D-A converter, and input pin for INT4.
P90–P95	I/O port P9	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as input pin for INT3, output pins for motor drive waveform. In memory expansion mode and microprocessor mode, these pins can be programmed as address (A20 - A22) or output pins for CS0 – CS4

**Note:** It is impossible to change the input level of the BYTE pin in each bus cycle. In other words, bus width cannot be switched dynamically. Fix the input level of the BYTE pin to "H" or "L" according to the bus width used.

Pin	Name	Input/ Output	Functions
P100–P107	I/O port P10	I/O	<p>In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, these pins become data I/O pins and operate as follows:</p> <p>(1) When using 16-bit width as external data bus width:</p> <ul style="list-style-type: none"> <li>● Accessing external memory               <ul style="list-style-type: none"> <li>&lt;When reading&gt; Pins' value is input into low-order internal data bus (DB0 to DB7).</li> <li>&lt;When writing&gt; Value of low-order internal data bus (DB0 to DB7) is output to these pins.</li> </ul> </li> <li>● Accessing internal memory               <ul style="list-style-type: none"> <li>&lt;When reading&gt; These pins enter high impedance state.</li> <li>&lt;When writing&gt; Value of internal data bus is output to these pins.</li> </ul> </li> </ul> <p>(2) When using 8-bit width as external data bus width:</p> <ul style="list-style-type: none"> <li>● Accessing external memory               <ul style="list-style-type: none"> <li>&lt;When reading&gt; Pins' value is input into internal data bus. The value is input into low-order internal data bus (DB0 to DB7) when accessing an even address; it is input into high-order internal data bus (DB8 to DB15) when accessing an odd address.</li> <li>&lt;When writing&gt; Value of internal data bus is output to these pins. The value of low-order internal data bus (DB0 to DB7) is output when accessing an even address; the value of high-order internal data bus (DB8 to DB15) is output when accessing an odd address.</li> </ul> </li> <li>● Accessing internal memory               <ul style="list-style-type: none"> <li>&lt;When reading&gt; These pins enter high impedance state.</li> <li>&lt;When writing&gt; Value of internal data bus is output to these pins.</li> </ul> </li> </ul> <p>When the external bus width is 8 bits, the mode where low-order address (LA0 – LA7) is output when RD or WR output is "H" and data (D0 – D7) is input/output when RD or WR output is "L" can be selected in specified external memory area access cycle.</p>
P110–P117	I/O port P11	I/O	<p>In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, these pins operate as follows:</p> <p>(1) When using 16-bit width as external data bus width</p> <ul style="list-style-type: none"> <li>● Accessing external memory               <ul style="list-style-type: none"> <li>&lt;When reading&gt; The value is input into high-order internal data bus (DB8 to DB15) when accessing an odd address; these pins enter high impedance state when not accessing an odd address.</li> <li>&lt;When writing&gt; Value of high-order internal data bus (DB8-DB15) is output to these pins.</li> </ul> </li> <li>● Accessing internal memory               <ul style="list-style-type: none"> <li>&lt;When reading&gt; These pins enter high impedance state.</li> <li>&lt;When writing&gt; Value of internal data bus is output to these pins.</li> </ul> </li> </ul> <p>(2) When using 8-bit width as external data bus width</p> <p>These pins become I/O port P110 – P117.</p>

**PIN DESCRIPTION (FLASH MEMORY PARALLEL I/O MODE)**

Pin	Name	Input /Output	Functions
VCC, VSS	Power supply	—	Supply 5 V $\pm$ 10 % to VCC and 0 V to VSS.
CNVSS	VPP input	Input	Connect to 5 V $\pm$ 10 % in read-only mode, connect to 12 V $\pm$ 5 % in read/write mode.
BYTE	Bus width select input	Input	Connect to VSS.
RESET	Reset input	Input	Connect to VSS.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
XOUT	Clock output	Output	
$\bar{E}$	Enable output	Output	Keep it open.
AVCC, AVSS	Analog supply input	—	Connect AVCC to VCC and AVSS to VSS.
VREF	Reference voltage input	Input	Connect to VSS.
P00–P07	Address input (A0–A7)	Input	Port P0 functions as 8-bit address input (A0–A7).
P10–P17	Address input (A8–A15)	Input	Port P1 functions as 8-bit address input (A8–A15).
P20–P23, P27	Input port P2	Input	Connect to VSS.
P30–P33	Input port P3	Input	Connect to VSS.
P40–P47	Input port P4	Input	Keep P42 open. Connect P40, P41, P43–P47 to VSS.
P50–P57	Control signal input	Input	P50, P51 and P52 function as the $\overline{WE}$ , $\overline{OE}$ and $\overline{CE}$ input pins respectively. P54 functions as the A16 input pin. Connect P53 to VCC. Connect P55, P56 and P57 to VSS.
P60–P67	Input port P6	Input	Connect to VSS.
P70–P77	Input port P7	Input	Connect to VSS.
P80–P87	Input port P8	Input	Connect to VSS.
P90–P95	Input port P9	Input	Connect to VSS.
P100–P107	Data I/O (D0–D7)	I/O	Function as 8-bit data's I/O pins (D0–D7).
P110–P117	Input port P11	Input	Connect to VSS.



**PIN DESCRIPTION (FLASH MEMORY SERIAL I/O MODE)**

Pin	Name	Input /Output	Functions
VCC, VSS	Power supply	—	Supply 5 V $\pm$ 10 % to VCC and 0 V to VSS.
CNVSS	VPP input	Input	Connect to 12 V $\pm$ 5 %.
BYTE	Bus width select input	Input	Connect to VSS or VCC.
RESET	Reset input	Input	Connect to VSS.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
XOUT	Clock output	Output	
$\bar{E}$	Enable output	Output	"H" is output.
AVCC, AVSS	Analog supply input	—	Connect AVCC to VCC and AVSS to VSS.
VREF	Reference voltage input	Input	Input an arbitrary level between the range of VSS and VCC.
P00–P07	Input port P0	Input	Input "H" or "L", or keep them open.
P10–P17	Input port P1	Input	Input "H" or "L", or keep them open.
P20–P23, P27	Input port P2	Input	Input "H" or "L", or keep them open.
P30–P33	Input port P3	Input	Input "H" or "L", or keep them open.
P40–P43, P47	Input port P4	Input	Input "H" or "L" to P40, P41, P43, P47, or keep them open. Keep P42 open.
P44	BUSY output	Output	This pin is for BUSY signal output.
P45	SDA I/O	I/O	This pin is for serial data I/O.
P46	SCLK input	Input	This pin is for serial clock input.
P50, P52–P57	Input port P5	Input	Input "H" or "L", or keep them open.
P51	Control signal input	Input	OE input pin
P60–P67	Input port P6	Input	Input "H" or "L", or keep them open.
P70–P77	Input port P7	Input	Input "H" or "L", or keep them open.
P80–P87	Input port P8	Input	Input "H" or "L", or keep them open.
P90–P95	Input port P9	Input	Input "H" or "L", or keep them open.
P100–P107	Input port P10	Input	Input "H" or "L", or keep them open.
P110–P117	Input port P11	Input	Input "H" or "L", or keep them open.

## BASIC FUNCTION BLOCKS

The M37754FFCGP and the M37754FFCHP have the same functions as the M37754M8C-XXXGP and the M37754M8C-XXXHP except for the following.

Therefore, refer to the section on the M37754M8C-XXXGP and the M37754M8C-XXXHP.

- (1) Flash memory is included instead of ROM.
- (2) The memory size is different.
- (3) The memory area modification function is different.
- (4) Part of the peripheral devices control registers is different.  
 (Flash memory control register, flash command register, and bits 3, 4 of particular function select register 0 are added.)

## MEMORY

The memory map is shown in Figure 1.




Fig. 1 Memory map

Address (Hexadecimal notation)

000000	
000001	
000002	Port P0 register
000003	Port P1 register
000004	Port P0 direction register
000005	Port P1 direction register
000006	Port P2 register
000007	Port P3 register
000008	Port P2 direction register
000009	Port P3 direction register
00000A	Port P4 register
00000B	Port P5 register
00000C	Port P4 direction register
00000D	Port P5 direction register
00000E	Port P6 register
00000F	Port P7 register
000010	Port P6 direction register
000011	Port P7 direction register
000012	Port P8 register
000013	Port P9 register
000014	Port P8 direction register
000015	Port P9 direction register
000016	Port P10 register
000017	Port P11 register
000018	Port P10 direction register
000019	Port P11 direction register
00001A	Waveform output mode register
00001B	Dead-time timer
00001C	Pulse output data register 1
00001D	Pulse output data register 0
00001E	A-D control register 0
00001F	A-D control register 1
000020	A-D register 0
000021	
000022	A-D register 1
000023	
000024	A-D register 2
000025	
000026	A-D register 3
000027	
000028	A-D register 4
000029	
00002A	A-D register 5
00002B	
00002C	A-D register 6
00002D	
00002E	A-D register 7
00002F	
000030	UART0 transmit/receive mode register
000031	UART0 baud rate register
000032	
000033	UART0 transmit buffer register
000034	UART0 transmit/receive control register 0
000035	UART0 transmit/receive control register 1
000036	
000037	UART0 receive buffer register
000038	UART1 transmit/receive mode register
000039	UART1 baud rate register
00003A	
00003B	UART1 transmit buffer register
00003C	UART1 transmit/receive control register 0
00003D	UART1 transmit/receive control register 1
00003E	
00003F	UART1 receive buffer register

Address (Hexadecimal notation)

000040	Count start register
000041	
000042	One-shot start register
000043	
000044	Up-down register
000045	Timer A write flag
000046	Timer A0 register
000047	
000048	Timer A1 register
000049	
00004A	Timer A2 register
00004B	
00004C	Timer A3 register
00004D	
00004E	Timer A4 register
00004F	
000050	Timer B0 register
000051	
000052	Timer B1 register
000053	
000054	Timer B2 register
000055	
000056	Timer A0 mode register
000057	Timer A1 mode register
000058	Timer A2 mode register
000059	Timer A3 mode register
00005A	Timer A4 mode register
00005B	Timer B0 mode register
00005C	Timer B1 mode register
00005D	Timer B2 mode register
00005E	Processor mode register 0
00005F	Processor mode register 1
000060	Watchdog timer register
000061	Watchdog timer frequency select register
000062	Chip select control register
000063	Chip select area register
000064	Comparator function select register
000065	Flash command register
000066	Comparator result register
000067	Flash memory control register
000068	D-A register 0
000069	
00006A	D-A register 1
00006B	
00006C	Particular function select register 0
00006D	Particular function select register 1
00006E	INT4 interrupt control register
00006F	INT3 interrupt control register
000070	A-D interrupt control register
000071	UART0 transmit interrupt control register
000072	UART0 receive interrupt control register
000073	UART1 transmit interrupt control register
000074	UART1 receive interrupt control register
000075	Timer A0 interrupt control register
000076	Timer A1 interrupt control register
000077	Timer A2 interrupt control register
000078	Timer A3 interrupt control register
000079	Timer A4 interrupt control register
00007A	Timer B0 interrupt control register
00007B	Timer B1 interrupt control register
00007C	Timer B2 interrupt control register
00007D	INT0 interrupt control register
00007E	INT1 interrupt control register
00007F	INT2 interrupt control register

Fig. 2 Location of peripheral devices and interrupt control registers

Address		Address																	
Port P0 direction register	(04 <sub>16</sub> )... 00 <sub>16</sub>	Watchdog timer	(60 <sub>16</sub> )... FFF <sub>16</sub>																
Port P1 direction register	(05 <sub>16</sub> )... 00 <sub>16</sub>	Watchdog timer frequency select register	(61 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	0	0						
×	×	×	×	×	×	×	×	0	0										
Port P2 direction register	(08 <sub>16</sub> )... <table><tr><td>0</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	×	×	×	0	0	0	0	Chip select control register	(62 <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	0	0	0	0
0	×	×	×	0	0	0	0												
0	0	0	0	0	0	0	0												
Port P3 direction register	(09 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0	Chip select area register	(63 <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	×	×	0	0	0
×	×	×	×	0	0	0	0												
0	0	0	×	×	0	0	0												
Port P4 direction register	(0C <sub>16</sub> )... 00 <sub>16</sub>	Comparator function select register	(64 <sub>16</sub> )... 00 <sub>16</sub>																
Port P5 direction register	(0D <sub>16</sub> )... 00 <sub>16</sub>	Comparator result register	(66 <sub>16</sub> )... 00 <sub>16</sub>																
Port P6 direction register	(10 <sub>16</sub> )... 00 <sub>16</sub>	Flash memory control register	(67 <sub>16</sub> )... <table><tr><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	0	0	0	0	0	0	0								
×	0	0	0	0	0	0	0												
Port P7 direction register	(11 <sub>16</sub> )... 00 <sub>16</sub>	D-A register 0	(68 <sub>16</sub> )... 00 <sub>16</sub>																
Port P8 direction register	(14 <sub>16</sub> )... 00 <sub>16</sub>	D-A register 1	(6A <sub>16</sub> )... 00 <sub>16</sub>																
Port P9 direction register	(15 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	0	0	0	0	0	0	Particular function select register 0	(6C <sub>16</sub> )... 00 <sub>16</sub>								
×	×	0	0	0	0	0	0												
Port P10 direction register	(18 <sub>16</sub> )... 00 <sub>16</sub>	Particular function select register 1	(6D <sub>16</sub> )... 00 <sub>16</sub>																
Port P11 direction register	(19 <sub>16</sub> )... 00 <sub>16</sub>	INT <sub>4</sub> interrupt control register	(6E <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	0	0	0	0	0	0								
×	×	0	0	0	0	0	0												
Waveform output mode register	(1A <sub>16</sub> )... 00 <sub>16</sub>	INT <sub>3</sub> interrupt control register	(6F <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	0	0	0	0								
0	0	0	0	0	0	0	0												
Pulse output data register 1	(1C <sub>16</sub> )... 00 <sub>16</sub>	A-D interrupt control register	(70 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>?</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	?	0	0	0								
×	×	×	×	?	0	0	0												
Pulse output data register 0	(1D <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	×	0	0	0	0	UART 0 transmit interrupt control register	(71 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	0	0	×	0	0	0	0												
×	×	×	×	0	0	0	0												
A-D control register 0	(1E <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>?</td><td>?</td><td>?</td></tr></table>	0	0	0	0	0	?	?	?	UART 0 receive interrupt control register	(72 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	0	0	0	0	?	?	?												
×	×	×	×	0	0	0	0												
A-D control register 1	(1F <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	0	0	0	0	0	0	1	1	UART 1 transmit interrupt control register	(73 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	0	0	0	0	0	1	1												
×	×	×	×	0	0	0	0												
UART 0 transmit/receive mode register	(30 <sub>16</sub> )... 00 <sub>16</sub>	UART 1 receive interrupt control register	(74 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0								
×	×	×	×	0	0	0	0												
UART 1 transmit/receive mode register	(38 <sub>16</sub> )... 00 <sub>16</sub>	Timer A0 interrupt control register	(75 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0								
×	×	×	×	0	0	0	0												
UART 0 transmit/receive control register 0	(34 <sub>16</sub> )... <table><tr><td>0</td><td>×</td><td>×</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>	0	×	×	0	1	0	0	0	Timer A1 interrupt control register	(76 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	×	×	0	1	0	0	0												
×	×	×	×	0	0	0	0												
UART 1 transmit/receive control register 0	(3C <sub>16</sub> )... <table><tr><td>0</td><td>×</td><td>×</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>	0	×	×	0	1	0	0	0	Timer A2 interrupt control register	(77 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	×	×	0	1	0	0	0												
×	×	×	×	0	0	0	0												
UART 0 transmit/receive control register 1	(35 <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>	0	0	0	0	0	0	1	0	Timer A3 interrupt control register	(78 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	0	0	0	0	0	1	0												
×	×	×	×	0	0	0	0												
UART 1 transmit/receive control register 1	(3D <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>	0	0	0	0	0	0	1	0	Timer A4 interrupt control register	(79 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	0	0	0	0	0	1	0												
×	×	×	×	0	0	0	0												
Count start register	(40 <sub>16</sub> )... 00 <sub>16</sub>	Timer B0 interrupt control register	(7A <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0								
×	×	×	×	0	0	0	0												
One-shot start register	(42 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0	Timer B1 interrupt control register	(7B <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
×	×	×	×	0	0	0	0												
×	×	×	×	0	0	0	0												
Up-down register	(44 <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	0	0	0	0	Timer B2 interrupt control register	(7C <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	0	0	0	0
0	0	0	0	0	0	0	0												
×	×	×	×	0	0	0	0												
Timer A write flag	(45 <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	0	0	0	INT <sub>0</sub> interrupt control register	(7D <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	0	0	0	0	0	0
×	×	×	×	×	0	0	0												
×	×	0	0	0	0	0	0												
Timer A0 mode register	(56 <sub>16</sub> )... 00 <sub>16</sub>	INT <sub>1</sub> interrupt control register	(7E <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	0	0	0	0	0	0								
×	×	0	0	0	0	0	0												
Timer A1 mode register	(57 <sub>16</sub> )... 00 <sub>16</sub>	INT <sub>2</sub> interrupt control register	(7F <sub>16</sub> )... <table><tr><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	0	0	0	0	0	0								
×	×	0	0	0	0	0	0												
Timer A2 mode register	(58 <sub>16</sub> )... 00 <sub>16</sub>	Processor status register PS	<table><tr><td>0</td><td>0</td><td>0</td><td>?</td><td>?</td><td>0</td><td>0</td><td>0</td><td>1</td><td>?</td><td>?</td></tr></table>	0	0	0	?	?	0	0	0	1	?	?					
0	0	0	?	?	0	0	0	1	?	?									
Timer A3 mode register	(59 <sub>16</sub> )... 00 <sub>16</sub>	Program bank register PG	00 <sub>16</sub>																
Timer A4 mode register	(5A <sub>16</sub> )... 00 <sub>16</sub>	Program counter PCH	Contents of FFFF <sub>16</sub>																
Timer B0 mode register	(5B <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>1</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	1	×	0	0	0	0	Program counter PCL	Contents of FFFE <sub>16</sub>								
0	0	1	×	0	0	0	0												
Timer B1 mode register	(5C <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>1</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	1	×	0	0	0	0	Direct page register DPR	0000 <sub>16</sub>								
0	0	1	×	0	0	0	0												
Timer B2 mode register	(5D <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>1</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	1	×	0	0	0	0	Data bank register DT	00 <sub>16</sub>								
0	0	1	×	0	0	0	0												
Processor mode register 0	(5E <sub>16</sub> )... <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>	0	0	0	0	0	0	1	0	Contents of other registers and RAM are not initialized and must be initialized by software.									
0	0	0	0	0	0	1	0												
Processor mode register 1	(5F <sub>16</sub> )... 00 <sub>16</sub>																		

**Note :** Bit 0 of chip select control register (address 62<sub>16</sub>) becomes "0" when CNVss pin level is "L"; that bit becomes "1" when the pin level is "H".

Fig. 3 Microcomputer internal registers status after reset

## MEMORY AREA MODIFICATION FUNCTION

For the M37754FFCGP and the M37754FFCHP, the internal memory's size and address area can be changed by setting bits 2, 3, 4 (memory allocation select bits) of the particular function select register 0 (see figure 5). Figure 4 shows the memory map when changing the internal memory area.





Fig. 4 Memory allocation (Internal memory area modification by memory allocation select bits)



- Notes 1 :** After the expansion function select bit (bit 5 of particular function select register 1; Figure 62) is "1", bits 1, 5 and 6 can be rewritten.
- 2 :** To set bits 1 to 4, continuous-twice-write operation must be performed to address 6C<sub>16</sub>.
- 3 :** When BYTE = "H" (8-bit external bus width), P11 becomes an input/output port independent of bit 5's contents.
- 4 :** When the signal output disable select bit is "1" and bit 5 is "1", the  $\overline{E}/\overline{RD}$  pin always outputs "L" independent of bit 6's contents in execution of WIT or STP instruction.

Fig. 5 Particular function select register 0 bit configuration

## FLASH MEMORY MODE

The M37754FFCGP and the M37754FFCHP have the flash memory mode in addition to the normal operation mode (microcomputer mode). The user can use this mode to perform read, program, and erase operations for the internal flash memory.

The M37754FFCGP and the M37754FFCHP have three modes the user can choose: the parallel input/output and serial input/output mode, where the flash memory is handled by using the external programmer, and the CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU). The following explains these modes.

### Flash memory mode 1 (parallel I/O mode)

The parallel I/O mode can be selected by connecting wires as shown in Figures 6, 7 and supplying power to the VCC and VPP pins. In this mode, the M37754FFCGP and the M37754FFCHP operate as an equivalent of MITSUBISHI's CMOS flash memory M5M28F101. However, because the M37754FFCGP and the M37754FFCHP's internal memory has a capacity of 120 Kbytes, programming is available for addresses 01000<sub>16</sub> to 1EFFF<sub>16</sub>, and make sure that the data in addresses 00000<sub>16</sub> to 00FFF<sub>16</sub> and addresses 1F000<sub>16</sub> to 1FFFF<sub>16</sub> are FF<sub>16</sub>. Note also that the M37754FFCGP and the M37754FFCHP does not contain a facility to read out a device identification code by applying a high voltage to address input (A9). Be careful not to erratically set program conditions when using a general-purpose PROM programmer.

Table 1 shows the pin assignments when operating in the parallel input/output mode.

**Table 1. Pin assignments of M37754FFCGP and M37754FFCHP when operating in the parallel input/output mode**

	M37754FFCGP/CHP	M5M28F101
VCC	VCC	VCC
VPP	CNVss	VPP
VSS	Vss	VSS
Address input	Ports P0, P1, P54	A0–A16
Data I/O	Port P10	D0–D7
$\overline{\text{CE}}$	P52	$\overline{\text{CE}}$
$\overline{\text{OE}}$	P51	$\overline{\text{OE}}$
$\overline{\text{WE}}$	P50	$\overline{\text{WE}}$

**Table 2. Assignment sates of control input and each state**

Mode	State	Pin	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	VPP	Data I/O
Read-only	Read		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	Output
	Output disable		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	Floating
	Standby		V <sub>IH</sub>	×	×	V <sub>PPL</sub>	Floating
Read/Write	Read		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPH</sub>	Output
	Output disable		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>PPH</sub>	Floating
	Standby		V <sub>IH</sub>	×	×	V <sub>PPH</sub>	Floating
	Write		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPH</sub>	Input

Note: × can be V<sub>IL</sub> or V<sub>IH</sub>.

## Functional outline (Parallel input/output mode)

In the parallel input/output mode, the M37754FFCGP and the M37754FFCHP allows the user to choose an operation mode between the read-only mode and the read/write mode (software command control mode) depending on the voltage applied to the VPP pin. When VPP = V<sub>PPL</sub>, the read-only mode is selected, and the user can choose one of three states (e.g., read, output disable, or standby) depending on inputs to the  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{WE}}$  pins. When VPP = V<sub>PPH</sub>, the read/write mode is selected, and the user can choose one of four states (e.g., read, output disable, standby, or write) depending on inputs to the  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{WE}}$  pins. Table 2 shows assignment states of control input and each state.

### Read

The microcomputer enters the read state by driving the  $\overline{\text{CE}}$ , and  $\overline{\text{OE}}$  pins low and the  $\overline{\text{WE}}$  pin high; and the contents of memory corresponding to the address to be input to address input pins (A0–A16) are output to the data input/output pins (D0–D7).

### Output disable

The microcomputer enters the output disable state by driving the  $\overline{\text{CE}}$  pin low and the  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  pins high; and the data input/output pins enter the floating state.

### Standby

The microcomputer enters the standby state by driving the  $\overline{\text{CE}}$  pin high. The M37754FFCGP and the M37754FFCHP are placed in a power-down state consuming only a minimal supply current. At this time, the data input/output pins enter the floating state.

### Write

The microcomputer enters the write state by driving the VPP pin high (VPP = V<sub>PPH</sub>) and then the  $\overline{\text{WE}}$  pin low when the  $\overline{\text{CE}}$  pin is low and the  $\overline{\text{OE}}$  pin is high. In this state, software commands can be input from the data input/output pins, and the user can choose program or erase operation depending on the contents of this software command.

**M37754FFCGP**  
**M37754FFCHP**

SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION




Fig. 6 Pin connection of M37754FFCGP when operating in parallel input/output mode



# M37754FFCGP M37754FFCHP

SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION




Fig. 7 Pin connection of M37754FFCHP when operating in parallel input/output mode

## Read-only mode

The microcomputer enters the read-only mode by applying V<sub>PP</sub>L to the V<sub>PP</sub> pin. In this mode, the user can input the address of a memory location to be read and the control signals at the timing

shown in Figure 8, and the M37754FFCGP and the M37754FFCHP will output the contents of the user's specified address from data I/O pin to the external. In this mode, the user cannot perform any operation other than read.




Fig. 8 Read timing

## Read/Write mode

The microcomputer enters the read/write mode by applying V<sub>PP</sub>H to the V<sub>PP</sub> pin. In this mode, the user must first input a software command to choose the operation (e. g., read, program, or erase) to be performed on the flash memory (this is called the first cycle), and then input the information necessary for execution of the command (e.g, address and data) and control signals (this is called the second cycle). When this is done, the M37754FFCGP and the M37754FFCHP execute the specified operation.

Table 3 shows the software commands and the input/output information in the first and the second cycles. The input address is latched internally at the falling edge of the WE input; software commands and other input data are latched internally at the rising edge of the WE input.

The following explains each software command. Refer to Figures 9 to 11 for details about the signal input/output timings.

**Table 3. Software command (Parallel input/output mode)**

Symbol	First cycle		Second cycle	
	Address input	Data input	Address input	Data I/O
Read	×	00 <sub>16</sub>	Read address	Read data (Output)
Program	×	40 <sub>16</sub>	Program address	Program data (Input)
Program verify	×	C0 <sub>16</sub>	×	Verify data (Output)
Erase	×	20 <sub>16</sub>	×	20 <sub>16</sub> (Input)
Erase verify	Verify address	A0 <sub>16</sub>	×	Verify data (Output)
Reset	×	FF <sub>16</sub>	×	FF <sub>16</sub> (Input)
Device identification	×	90 <sub>16</sub>	ADI	DDI (Output)

**Note:** ADI = Device identification address : manufacturer's code 00000<sub>16</sub>, device code 00001<sub>16</sub>

DDI = Device identification data : manufacturer's code 1C<sub>16</sub>, device code D0<sub>16</sub>

X can be V<sub>IL</sub> or V<sub>IH</sub>.

## Read command

The microcomputer enters the read mode by inputting command code "0016" in the first cycle. The command code is latched into the internal command latch at the rising edge of the  $\overline{WE}$  input. When the address of a memory location to be read is input in the second cycle, with control signals input at the timing shown in Figure 9, the M37754FFCGP and the M37754FFCHP output the contents of the specified address from the data I/O pins to the external.

The read mode is retained until any other command is latched into the command latch. Consequently, once the M37754FFCGP and the M37754FFCHP enter the read mode, the user can read out the successive memory contents simply by changing the input address and executing the second cycle only. Any command other than the read command must be input beginning from its command code over again each time the user execute it. The contents of the command latch immediately after power-on is 0016.




Fig. 9 Timings during reading

## Program command

The microcomputer enters the program mode by inputting command code "4016" in the first cycle. The command code is latched into the internal command latch at the rising edge of the  $\overline{WE}$  input. When the address which indicates a program location and data are input in the second cycle, the M37754FFCGP and the M37754FFCHP internally latch the address at the falling edge of the  $\overline{WE}$  input and the data at the rising edge of the  $\overline{WE}$  input. The M37754FFCGP and the M37754FFCHP start programming at the rising edge of the  $\overline{WE}$  input in the second cycle and finishes programming within 10  $\mu$ s as measured by its internal timer. Programming is performed in units of bytes.

**Note:** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 12 for the programming flowchart.

## Program verify command

The microcomputer enters the program verify mode by inputting command code "C016" in the first cycle. This command is used to verify the programmed data after executing the program command. The command code is latched into the internal command latch at the rising edge of the  $\overline{WE}$  input. When control signals are input in the second cycle at the timing shown in Figure 10, the M37754FFCGP and the M37754FFCHP output the programmed address's contents to the external. Since the address is internally latched when the program command is executed, there is no need to input it in the second cycle.




Fig. 10 Input/output timings during programming (Verify data is output at the same timing as for read.)

## Erase command

The erase command is executed by inputting command code 20<sub>16</sub> in the first cycle and command code 20<sub>16</sub> again in the second cycle. The command code is latched into the internal command latch at the rising edges of the  $\overline{WE}$  input in the first cycle and in the second cycle, respectively. The erase operation is initiated at the rising edge of the  $\overline{WE}$  input in the second cycle, and the memory contents are collectively erased within 9.5 ms as measured by the internal timer. Note that data 00<sub>16</sub> must be written to all memory locations before executing the erase command.

**Note:** An erase operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 12 for the erase flowchart.

## Erase verify command

The user must verify the contents of all addresses after completing the erase command. The microcomputer enters the erase verify mode by inputting the verify address and command code A0<sub>16</sub> in the first cycle. The address is internally latched at the falling edge of the  $\overline{WE}$  input, and the command code is internally latched at the rising edge of the  $\overline{WE}$  input. When control signals are input in the second cycle at the timing shown in Figure 11, the M37754FFCGP and the M37754FFCHP output the contents of the specified address to the external.

**Note:** If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of "erase → erase verify" over again. In this case, however, the user does not need to write data 00<sub>16</sub> to memory locations before erasing.




Fig. 11 Input/output timings during erasing (Verify data is output at the same timing as for read.)

### **Reset command**

The reset command provides a means of stopping execution of the erase or program command safely. If the user inputs command code FF<sub>16</sub> in the second cycle after inputting the erase or program command in the first cycle and again input command code FF<sub>16</sub> in the third cycle, the erase or program command is disabled (i.e., reset), and the M37754FFCGP and the M37754FFCHP are placed in the read mode. If the reset command is executed, the contents of the memory does not change.

### **Device identification code command**

By inputting command code 90<sub>16</sub> in the first cycle, the user can read out the device identification code. The command code is latched into the internal command latch at the rising edge of the WE input. At this time, the user can read out manufacture's code 1C<sub>16</sub> (i.e., MITSUBISHI) by inputting 0000<sub>16</sub> to the address input pins in the second cycle; the user can read out device code D0<sub>16</sub> (i. e., 1M-bit flash memory) by inputting 0001<sub>16</sub>.

These command and data codes are input/output at the same timing as for read.




Fig. 12 Programming/Erasing algorithm flow chart

**DC ELECTRICAL CHARACTERISTICS** ( $T_a = 25\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
ISB1	VCC supply current (at standby)	$V_{CC} = 5.5\text{ V}$ , $\overline{CE} = V_{IH}$			1	mA
ISB2		$V_{CC} = 5.5\text{ V}$ , $\overline{CE} = V_{CC} \pm 0.2\text{ V}$			100	$\mu\text{A}$
ICC1	VCC supply current (at read)	$V_{CC} = 5.5\text{ V}$ , $\overline{CE} = V_{IL}$ , $t_{RC} = 150\text{ ns}$ , $I_{OUT} = 0\text{ mA}$			30	mA
ICC2	VCC supply current (at program)	$V_{PP} = V_{PPH}$			30	mA
ICC3	VCC supply current (at erase)	$V_{PP} = V_{PPH}$			30	mA
IPP1	VPP supply current (at read)	$0 \leq V_{PP} \leq V_{CC}$			10	$\mu\text{A}$
		$V_{CC} < V_{PP} \leq V_{CC} + 1.0\text{ V}$			100	$\mu\text{A}$
		$V_{PP} = V_{PPH}$			100	$\mu\text{A}$
IPP2	VPP supply current (at program)	$V_{PP} = V_{PPH}$			30	mA
IPP3	VPP supply current (at erase)	$V_{PP} = V_{PPH}$			30	mA
V <sub>PPL</sub>	VPP supply voltage (read only)		$V_{CC}$		$V_{CC} + 1.0$	V
V <sub>PPH</sub>	VPP supply voltage (read/write)		11.4	12.0	12.6	V

**Note:**  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$ ,  $I_{IH}$ , and  $I_{IL}$  for the control input, address input, and data input/output pins conform to the standards for microcomputer modes (e.g., memory expansion and microprocessor modes).

**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 25\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted)

**Read-only mode**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{RC}$	Read cycle time	150		ns
$t_{a(AD)}$	Address access time		150	ns
$t_{a(CE)}$	$\overline{CE}$ access time		150	ns
$t_{a(OE)}$	$\overline{OE}$ access time		55	ns
$t_{CLZ}$	Output enable time (after $\overline{CE}$ )	0		ns
$t_{OLZ}$	Output enable time (after $\overline{OE}$ )	0		ns
$t_{DF}$	Output floating time (after $\overline{OE}$ )		35	ns
$t_{DH}$	Output valid time (after $\overline{CE}$ , $\overline{OE}$ , address)	0		ns
$t_{WRR}$	Write recovery time (before read)	6		$\mu\text{s}$

**Read/Write mode**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{WC}$	Write cycle time	150		ns
$t_{AS}$	Address set up time	0		ns
$t_{AH}$	Address hold time	60		ns
$t_{DS}$	Data setup time	50		ns
$t_{DH}$	Data hold time	10		ns
$t_{WRR}$	Write recovery time (before read)	6		$\mu\text{s}$
$t_{RRW}$	Read recovery time (before write)	0		$\mu\text{s}$
$t_{CS}$	$\overline{CE}$ setup time	20		ns
$t_{CH}$	$\overline{CE}$ hold time	0		ns
$t_{WP}$	Write pulse width	60		ns
$t_{WPH}$	Write pulse waiting time	20		ns
$t_{DP}$	Program time	10		$\mu\text{s}$
$t_{DE}$	Erase time	9.5		ms
$t_{VSC}$	VPP setup time	1		$\mu\text{s}$

**Note:** The read timing in the read/write mode is the same timing as in the read-only mode.



# M37754FFCGP M37754FFCHP

SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION

## Flash memory mode 2 (serial I/O mode)

The M37754FFCGP and the M37754FFCHP have a function to serially input/output the software commands, addresses, and data required for operation on the internal flash memory (e. g., read, program, and erase) using only a few pins. This is called the serial I/O (input/output) mode. This mode can be selected by driving the SDA (serial data input/output), SCLK (serial clock input), and OE

pins high after connecting wires as shown in Figures 13, 14 and powering on the Vcc pin and then applying VPPH to the VPP pin.

In the serial I/O mode, the user can use seven types of software commands: bank (0, 1) select, read, program, program verify, auto erase, and error check.

Serial input/output is accomplished synchronously with the clock, beginning from the LSB (LSB first).




Fig. 13 Pin connection of M37754FFCGP when operating in serial I/O mode




Fig. 14 Pin connection of M37754FFCHP when operating in serial I/O mode

## Functional outline (Serial I/O mode)

In the serial I/O mode, data is transferred synchronously with the clock using serial input/output. The input data is read from the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse; the output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse. Data is

transferred in units of eight bits.

In the first transfer, the user inputs the command code. This is followed by address input and data input/output according to the contents of the command. Table 4 shows the software commands used in the serial I/O mode. The following explains each software command.

Table 4. Software command (Serial I/O mode)

Command	Number of transfers	First command code input	Second	Third	Fourth
Bank 0 select		E0 <sub>16</sub>	_____	_____	_____
Bank 1 select		E1 <sub>16</sub>	_____	_____	_____
Read		00 <sub>16</sub>	Read address L (Input)	Read address H (Input)	Read data (Output)
Program		40 <sub>16</sub>	Program address L (Input)	Program address H (Input)	Program data (Input)
Program verify		C0 <sub>16</sub>	Verify data (Output)	_____	_____
Auto erase		30 <sub>16</sub>	30 <sub>16</sub> (Input)	_____	_____
Error check		80 <sub>16</sub>	Error code (Output)	_____	_____

## Bank select command

This is the command which specifies the bank of the flash memory, which is to be read/programmed, before executing the read command or the program command (and the program verify command). There are the bank 0 select command (command code "E0<sub>16</sub>"), which selects bank 0 (addresses 00000<sub>16</sub> to 0FFFF<sub>16</sub>), and the bank 1 select command (command code "E1<sub>16</sub>"), which selects bank 1 (addresses 10000<sub>16</sub> to 1FFFF<sub>16</sub>).

When any bank select command is input once, specified bank is

valid until the next bank select command is input. Accordingly, when the read command or the program command (and the program verify command) is executed to plural bytes in the same bank, if any bank select command is input first, it is unnecessary to input the bank select command again for the following bytes. When selecting the serial I/O mode (before bank command input), bank 0 is selected.

**Note:** Bank select command does not affect the auto erase command, that is to say, when executing the auto erase command, all flash memory is erased collectively regardless of specified bank.

And in the same way, the bank select command does not affect the error check command.




Fig. 15 Timings during bank select

## Read command

Input command code 0016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the  $\overline{OE}$  pin low. When this is done, the M37754FFCGP and the M37754FFCHP read out the contents of the specified address, and

then latch it into the internal data latch. When the  $\overline{OE}$  pin is released back high and serial clock is input to the SCLK pin, the read data that has been latched into the data latch is serially output from the SDA pin.




Fig. 16 Timings during reading

## Program command

Input command code 40<sub>16</sub> in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and then program data. Programming is initiated at the last rising edge of the serial clock during program data transfer. The BUSY pin is driven high during program operation. Programming is completed within 10  $\mu$ s as measured by the built-in timer, and the BUSY pin is pulled low.

**Note :** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. In the case of failure in the verification, the user must repeatedly execute the program command until the pass in the verification. Refer to Figure 12 for the programming flowchart.




Fig. 17 Timings during programming

## Program verify command

Input command code C0<sub>16</sub> in the first transfer. Proceed and drive the  $\overline{OE}$  pin low. When this is done, the M37754FFCGP and the M37754FFCHP verify-read the programmed address's contents,

and then latch it into the internal data latch. When the  $\overline{OE}$  pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin.




Fig. 18 Timings during program verify

### Auto erase command

Input command code 30<sub>16</sub> in the first transfer and command code 30<sub>16</sub> again in the second transfer. When this is done, the M37754FFCGP and the M37754FFCHP execute an auto erase command. Auto erase is initiated at the last rising edge of the serial clock. The BUSY pin is driven high during the auto erase operation.

Auto erase is completed when all memory contents are erased, and the BUSY pin is pulled low.

**Note:** In the auto erase operation, the M37754FFCGP and the M37754FFCHP automatically repeat the erase and verify operations internally. Therefore, erase is completed by executing the command once.




Fig. 19 Timings at auto-erasing

### Error check command

Input command code 80<sub>16</sub> in the first transfer, and the M37754FFCGP and the M37754FFCHP output error information from the SDA pin, beginning at the next falling edge of the serial clock. If the E0 of the 8-bit error information is 1, it indicates that a command error has occurred. A command error means that some invalid commands other than commands shown in Table 4 has been input.

When a command error occurs, the serial communication circuit sets the corresponding flag and stops functioning to avoid an erroneous programming or erase. When being placed in this state, the serial communication circuit does not accept the subsequent serial clock and data (even including an error check command). Therefore, if the

user wants to execute an error check command, temporarily drop the VPP pin input to the VPPL level to terminate the serial input/output mode. Then, place the M37754FFCGP and the M37754FFCHP into the serial I/O mode back again. The serial communication circuit is reset by this operation and is ready to accept commands. The error flag alone is not cleared by this operation, so the user can examine the serial communication circuit's error conditions before reset. This examination is done by the first execution of an error check command after the reset. The error flag is cleared when the user has executed the error check command. Because the error flag is undefined immediately after power-on, always be sure to execute the error check command.




Fig. 20 Timings at error checking

## DC ELECTRICAL CHARACTERISTICS (Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 12 V ± 5 %, unless otherwise noted)

ICC, IPP-relevant standards during read, program, and erase are the same as in the parallel input/output mode. VIH, VIL, VOH, VOL, IiH, and IiL for the SCLK, SDA, BUSY, OE pins conform to the microcomputer modes.

## AC ELECTRICAL CHARACTERISTICS

(Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 12 V ± 5 %, f(XIN) = 40 MHz, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tCH	Serial transmission interval	400 <sup>(Note 1)</sup>		ns
tCR	Read waiting time after transmission	400 <sup>(Note 1)</sup>		ns
tWR	Read pulse width	320 <sup>(Note 2)</sup>		ns
tRC	Transfer waiting time after read	400 <sup>(Note 1)</sup>		ns
tCRPV	Waiting time before program verify	6		μs
tWP	Programming time		10	μs
tPC	Transfer waiting time after programming	400 <sup>(Note 1)</sup>		ns
tEC	Transfer waiting time after erase	400 <sup>(Note 1)</sup>		ns
tc(CK)	SCLK input cycle time	250		ns
tw(CKH)	SCLK high-level pulse width	100		ns
tw(CKL)	SCLK low-level pulse width	100		ns
tr(CK)	SCLK rise time	20		ns
tf(CK)	SCLK fall time	20		ns
td(C-Q)	SDA output delay time	0	90	ns
th(C-Q)	SDA output hold time	0		ns
th(C-E)	SDA output hold time (only the 8th bit)	120 <sup>(Note 3)</sup>	200 <sup>(Note 4)</sup>	ns
tsu(D-C)	SDA input set up time	30		ns
th(C-D)	SDA input hold time	90		ns

**Notes 1:** When f(XIN) = 25 MHz or less, calculate the minimum value according to formula 1.

$$\text{Formula 1 : } \frac{1 \times 10}{f(\text{XIN})} \times 10^9$$

**2:** When f(XIN) = 25 MHz or less, calculate the minimum value according to formula 2.

$$\text{Formula 2 : } \frac{1 \times 8}{f(\text{XIN})} \times 10^9$$


**3:** When f(XIN) = 25 MHz or less, calculate the minimum value according to formula 3.

$$\text{Formula 3 : } \frac{1 \times 3}{f(\text{XIN})} \times 10^9$$

**4:** When f(XIN) = 25 MHz or less, calculate the minimum value according to formula 4

$$\text{Formula 4 : } \frac{1 \times 5}{f(\text{XIN})} \times 10^9$$

## AC waveforms



Test conditions for AC characteristics

- Output timing voltage : VOL = 0.8 V, VOH = 2.0 V
- Input timing voltage : VIL = 0.2 VCC, VIH = 0.8 VCC

## Flash memory mode-3 (CPU reprogramming mode)

The M37754FFCGP and the M37754FFCHP have the CPU reprogramming mode where a built-in flash memory is handled by the central processing unit (CPU). 112 Kbytes (addresses 001000<sub>16</sub> to 00EFFF<sub>16</sub> and addresses 011000<sub>16</sub> to 01EFFF<sub>16</sub>) of the 120-Kbyte flash memory shown in Figure 1 can be reprogrammed (erase and program). Remaining 8 Kbytes of the flash memory (addresses 00F000<sub>16</sub> to 010FFF<sub>16</sub>) cannot be reprogrammed, but can be read. (It is possible to reprogram this remaining 8 Kbytes in the parallel I/O mode and the serial I/O mode). This area of 8 Kbytes can be used as an area where the control program of CPU reprogramming mode is stored.

In CPU reprogramming mode, the flash memory is handled by writing and reading to/from the flash memory control register (see Figure 21) and the flash command register (see Figure 22).

The CNVss pin is used as the VPP power supply pin in CPU reprogramming mode. It is necessary to apply the power-supply voltage of VPPH from the external to this pin.

## Functional outline (Parallel input/output mode)

Figure 21 shows the flash memory control register bit configuration.

Figure 22 shows the flash command register bit configuration.

Bit 0 of the flash memory control register is the CPU reprogramming mode select bit. When this bit is set to "1" and VPPH is applied to the CNVss/VPP pin, the CPU reprogramming mode is selected. Whether the CPU reprogramming mode is realized or not is judged by reading the CPU reprogramming mode monitor flag (bit 3 of the flash memory control register).

Bit 1 is a busy flag which becomes "1" during auto erase, erase, and program execution.

Whether these operations have been completed or not is judged by checking this flag after each command of auto erase, erase, and the program is executed.

Bits 4, 5 of the flash memory control register are the erase/program area select bits. These bits specify an area where auto erase, erase, and program is operated. When the auto erase and the erase commands are executed after an area is specified by these bits, only the specified area is erased. Only for the specified area, programming is enabled; for the other areas, programming is disabled.

Figure 23 shows the processor mode register 0 bit configuration in the CPU reprogramming mode. Set bit 1 to "0" (single-chip or memory expansion mode) in the CPU reprogramming mode. Set bit 2 (internal memory access bus cycle select bit) to "0."

Be sure to set data length select flag m to "1" (8-bit length) beforehand because writing and reading of data are operated in unit of byte.




Fig. 21 Flash memory control register bit configuration



## CPU reprogramming mode operation procedure

The operation procedure in CPU reprogramming mode is described below.

### < Beginning procedure >

- ① Apply 0 V to the CNVss/VPP pin for reset release.
- ② Set the processor mode register 0 (see Figure 23).
- ③ After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
- ④ Set "1" (8-bit length) to data length select flag m.
- ⑤ Set "1" to the CPU reprogramming mode select bit.
- ⑥ Apply VPPH to the CNVss/VPP pin.
- ⑦ Read the CPU reprogramming mode monitor flag to confirm whether the CPU reprogramming mode is valid.
- ⑧ The operation of the flash memory is executed by software-command-writing to the flash command register.

**Note:** The following are necessary other than this:

- Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory
- Initial setting for ports etc.
- Writing to the watchdog timer

### < Release procedure >

- ① Apply 0V to the CNVss/VPP pin.
- ② Set the CPU reprogramming mode select bit to "0."

Each software command is explained as follows.

## Read command

When "0016" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the read mode. The contents of the corresponding address can be read by reading the flash memory (For instance, with the LDA instruction etc.) under this condition.

The read mode is maintained until another command code is written to the flash command register. Accordingly, after setting the read mode once, the contents of the flash memory can continuously be read.

After reset and after the reset command is executed, the read mode is set.




Fig. 22 Flash command register bit configuration




Fig. 23 Processor mode register 0 bit configuration in CPU reprogramming mode

## Program command

When "40<sub>16</sub>" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the program mode. Subsequently to this, if the instruction (for instance, STA or LDM instruction) for writing byte data in the address to be programmed is executed, the control circuit of the flash memory executes the program. The auto erase/erase/program busy flag of the flash memory control register is set to "1" when the program starts, and becomes "0" when the program is completed. Accordingly, after the write instruction is executed, CPU can recognize the completion of the program by polling this bit.

The programmed area must be specified beforehand by the erase/program area select bits.

During programming, watchdog timer stops with "FFF<sub>16</sub>" set.

**Note:** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 24 for the flow chart of the programming.

## Program verify command

When "C0<sub>16</sub>" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the program verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified (i.e., previously programmed address), the contents which has been written to the address actually is read.

CPU compares this read data with data which has been written by the previous program command. In consequence of the comparison, if not agreeing, the operation of "program → program verify" must be executed again.

## Erase command

When writing "20<sub>16</sub>" twice continuously to the flash command register, the flash memory control circuit performs erase to the area specified beforehand by the erase/program area select bits.

Auto erase/erase/program busy flag of the flash memory control register becomes "1" when erase begins, and it becomes "0" when erase completes. Accordingly, CPU can recognize the completion of erase by polling this bit.

Data "00<sub>16</sub>" must be written to all areas to be erased by the program and the program verify commands before the erase command is executed.

During programming, watchdog timer stops with "FFF<sub>16</sub>" set.

**Note:** The erasing operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 24 for the erasing flowchart.

## Erase verify command

When "A0<sub>16</sub>" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the erase verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified, the contents of the address is read.

CPU must erase and verify to all erased areas in a unit of address. If the address of which data is not "FF<sub>16</sub>" (i.e., data is not erased) is found, it is necessary to discontinue erasure verification there, and execute the operation of "erase → erase verify" again.

**Note:** By executing the operation of "erase → erase verify" again when the memory not erased is found. It is unnecessary to write data "00<sub>16</sub>" before erasing in this case.




Fig. 24 Flowchart when program/erase/auto erase is executed (1)

## Auto erase command

When writing "3016" twice continuously to the flash command register, the flash memory control circuit executes the auto erase sequence described below for the area specified beforehand by the erase/program area select bits.

- (1) Data "0016" is written to the area to be erased in the flash memory.
- (2) The erasure is executed.
- (3) The contents of the erased flash memory is erase-verified one by one. When the address which is not erased is found, verification is interrupted, and after the erase command is executed again, erase-verification is operated again.
- (4) When the erasure of all areas specified to be erased, is confirmed by erase-verify-operation, the auto erase command is ended.

The auto erase/erase/program busy flag of the flash memory control register becomes "1" when auto erase starts, and becomes "0" when auto erase completes. Accordingly, CPU can recognize the completion of auto erase by polling this bit.

During auto erase, watchdog timer stops with "FF16" set.

**Note:** When the flash memory is erased by using the auto erase command, it is unnecessary to execute the erase and erase verify commands. Figure 25 shows the flowchart when auto erase is executed.

## DC electric characteristics

**Note:** The characteristic of the flash memory part are the same as the standard of the parallel I/O mode.

## AC electric characteristics

**Note:** The characteristics are the same as the standards of the microcomputer mode.

## Reset command

The reset command is a command to discontinue the program, erase, or the auto erase command on the way. When "FF16" is written to the command register two times continuously after "4016," "2016," or "3016" is written to the flash command register, the program, erase, or auto erase command becomes invalid (reset), and the M37754FFCGP and the M37754FFCHP enters the reset mode. The contents of the memory does not change even if the reset command is executed.




Fig. 25 Flowchart when program/erase/auto erase is executed (2)

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
V <sub>CC</sub>	Power source voltage	-0.3 to 7	V
AV <sub>CC</sub>	Analog power source voltage	-0.3 to 7	V
V <sub>I</sub>	Input voltage RESET, CNVss, BYTE	-0.3 to 12 (Note)	V
V <sub>I</sub>	Input voltage P00-P07, P10-P17, P20-P23, P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P95, P100-P107, P110-P117, VREF, XIN	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage P00-P07, P10-P17, P20-P23, P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P95, P100-P107, P110-P117, XOUT, E	-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation	300	mW
T <sub>opr</sub>	Operating temperature	-20 to 85	°C
T <sub>stg</sub>	Storage temperature	-40 to 150	°C

**Note:** For the CNVss pin, this is 12.6 V when programming to the flash memory.

## RECOMMENDED OPERATING CONDITIONS (V<sub>CC</sub> = 5 V±10 %, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V
AV <sub>CC</sub>	Analog supply voltage			V <sub>CC</sub>		V
V <sub>SS</sub>	Supply voltage			0		V
AV <sub>SS</sub>	Analog supply voltage			0		V
V <sub>IH</sub>	High-level input voltage	P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P95, X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0.8 V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	P100–P107, P110–P117 (in single-chip mode)	0.8 V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	P100–P107, P110–P117 (in memory expansion mode and microprocessor mode)	0.5 V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P95, X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0		0.2 V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	P100–P107, P110–P117 (in single-chip mode)	0		0.2 V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	P100–P107, P110–P117 (in memory expansion mode and microprocessor mode)	0		0.16 V <sub>CC</sub>	V
I <sub>OH</sub> (peak)	High-level peak output current	P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P92, P95, P100–P107, P110–P117			–10	mA
I <sub>OH</sub> (peak)	P93, P94				–20	mA
I <sub>OH</sub> (avg)	High-level average output current	P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P92, P95, P100–P107, P110–P117			–5	mA
I <sub>OH</sub> (avg)	P93, P94				–15	mA
I <sub>OL</sub> (peak)	Low-level peak output current	P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P54–P57, P60–P67, P70–P77, P80–P87, P90, P95, P100–P107, P110–P117			10	mA
I <sub>OL</sub> (peak)	P50–P53, P91–P94				20	mA
I <sub>OL</sub> (avg)	Low-level average output current	P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P54–P57, P60–P67, P70–P77, P80–P87, P90, P95, P100–P107, P110–P117			5	mA
I <sub>OL</sub> (avg)	P50–P53,P91–P94				15	mA
f(X <sub>IN</sub> )	External clock frequency input <b>(Note 3)</b>	Low-speed running			25	MHz
		High-speed running			40	

**Notes 1:** Average output current is the average value of a 100 ms interval.

**2:** The sum of I<sub>OL</sub>(peak) for ports P0, P1, P2, P3, P8, P10, and P11 must be 80 mA or less, the sum of I<sub>OH</sub>(peak) for ports P0, P1, P2, P3, P8, P10, and P11 must be 80 mA or less, the sum of I<sub>OL</sub>(peak) for ports P4, P5, P6, P7, and P9 must be 110 mA or less, the sum of I<sub>OH</sub>(peak) for ports P4, P5, P6, P7, and P9 must be 80 mA or less.

**3:** When the clock source select bit is "1," f(XIN)'s maximum limit is 12.5 MHz at low-speed running and is 20 MHz at high-speed running.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }85\text{ }^\circ\text{C}$ ,  $f(XIN) = 40\text{ MHz}$  (Note))

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage P00–P07, P10–P17, P20–P23, P27, P31, P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P92, P95, P100–P107, P110–P117	$I_{OH} = -10\text{ mA}$	3.4			V
$V_{OH}$	High-level output voltage P00–P07, P10–P17, P20–P23, P27, P31, P33, P90–P92, P100–P107, P110–P117	$I_{OH} = -400\text{ }\mu\text{A}$	4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$ , P30, P32	$I_{OH} = -10\text{ mA}$	3.4			V
		$I_{OH} = -400\text{ }\mu\text{A}$	4.8			
$V_{OH}$	High-level output voltage P93, P94	$I_{OH} = -15\text{ mA}$	3.4			V
		$I_{OH} = -600\text{ }\mu\text{A}$	4.8			
$V_{OL}$	Low-level output voltage P00–P07, P10–P17, P20–P23, P27, P31, P33, P40–P47, P54–P57, P60–P67, P70–P77, P80–P87, P90, P95, P100–P107, P110–P117	$I_{OL} = 10\text{ mA}$			2	V
$V_{OL}$	Low-level output voltage P00–P07, P10–P17, P20–P23, P27, P31, P33, P90, P100–P107, P110–P117	$I_{OL} = 2\text{ mA}$			0.45	V
$V_{OL}$	Low-level output voltage $\bar{E}$ , P30, P32	$I_{OL} = 10\text{ mA}$			1.6	V
		$I_{OL} = 2\text{ mA}$			0.4	
$V_{OL}$	Low-level output voltage P50–P53, P91–P94	$I_{OL} = 20\text{ mA}$			2	V
		$I_{OL} = 2\text{ mA}$			0.4	
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, $TA0IN-4IN$ , $TB0IN-2IN$ , $INT0-INT4$ , $ADTRG$ , $CTS0$ , $CTS1$ , $CLK0$ , $CLK1$ , $RxD0$ , $RxD1$		0.4		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET, HOLD, RDY		0.2		0.5	V
$V_{T+}-V_{T-}$	Hysteresis XIN		0.1		0.3	V
$I_{IH}$	High-level input current P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P95, P100–P107, P110–P117, XIN, RESET, CNVss, BYTE	$V_I = 5\text{ V}$			5	$\mu\text{A}$
$I_{IL}$	Low-level input current P00–P07, P10–P17, P20–P23, P27, P30–P33, P40–P47, P50–P53, P60–P67, P70–P77, P80–P87, P90–P95, P100–P107, P110–P117, XIN, RESET, CNVss, BYTE	$V_I = 0\text{ V}$			-5	$\mu\text{A}$
$I_{IL}$	Low-level input current P54–P57, P95	$V_I = 0\text{ V}$ , No pull-up transistor			-5	$\mu\text{A}$
		$V_I = 0\text{ V}$ , Pull-up transistor used	-0.25	-0.5	-1.0	$\text{mA}$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current (target value)	Output-only pin is open and other pins are Vss during reset.	$f(XIN) = 40\text{ MHz}$ , square waveform (Note)			$\text{mA}$
			$T_a = 25\text{ }^\circ\text{C}$ when clock is stopped.		1	
			$T_a = 85\text{ }^\circ\text{C}$ when clock is stopped.		20	

**Note:**  $f(XIN) = 20\text{ MHz}$  when the clock source select bit = "1."

## A-D CONVERTER CHARACTERISTICS

( $V_{CC} = AV_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ , the clock source select bit = 0, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
————	Resolution	VREF = VCC		A-D converter selected		10	Bits
				Comparator selected		$\frac{1}{256}V_{REF}$	V
————	Absolute accuracy	VREF = VCC	$250\text{ kHz} \leq \phi_{AD} \leq 12.5\text{ MHz}$	10-bit mode		$\pm 3$	LSB
				8-bit mode		$\pm 2$	LSB
				Comparator		$\pm 40$	mV
			$250\text{ kHz} \leq \phi_{AD} \leq 20\text{ MHz}$ <b>(Note 1)</b>	8-bit mode		$\pm 3$	LSB
				Comparator		$\pm 60$	mV
RLADDER	Ladder resistance	VREF = VCC			5	20	kΩ
tCONV	Conversion time	High-speed running (f(XIN) ≤ 40 MHz) <b>(Note 2)</b>	$\phi_{AD} = f(X_{IN})/4$ selected	10-bit mode	5.9		μs
				8-bit mode	4.9		
				Comparator	1.4		
			$\phi_{AD} = f(X_{IN})/2$ selected	8-bit mode	2.45		
				Comparator	0.7		
		Low-speed running (f(XIN) ≤ 25 MHz) <b>(Note 2)</b>	10-bit mode	4.72			
			8-bit mode	3.92			
			Comparator	1.12			
VREF	Reference voltage			2.7		VCC	V
VIA	Analog input voltage			0		VREF	V

**Notes 1:** This is valid when the high-speed running is selected.

**2:** When the clock source select bit = 1,  $f(X_{IN})$  is 20 MHz or less at the high-speed running, and  $f(X_{IN})$  is 12.5 MHz or less at the low-speed running.

## D-A CONVERTER CHARACTERISTICS

( $V_{CC} = 5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $V_{REF} = 5\text{ V}$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				8	Bits
—	Absolute accuracy				$\pm 1.0$	%
tsu	Set time				3	$\mu\text{s}$
RO	Output resistance		1	2.5	4	k $\Omega$
IVREF	Reference power supply input current	(Note)			3.2	mA

**Note:** The test conditions are as follows:

- One D-A converter is used.
- The D-A register value of the unused D-A converter is "0016."
- The reference power supply input current of the ladder resistance of the A-D converter is excluded.

**PERIPHERAL DEVICE INPUT/OUTPUT TIMING** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{CC} = 0V$ ,  $T_a = -20$  to  $85^\circ\text{C}$ , unless otherwise noted)

\* If the values depends on external clock frequency  $f(XIN)$ , formulas of the limits are shown below. Also, the values at  $f(XIN) = 40$  MHz in high-speed running and at  $f(XIN) = 25$  MHz in low-speed running are shown in ( ). At this time, the clock source select bit is "0." When the clock source select bit is "1", regard  $f(XIN)$  in tables as  $2 \cdot f(XIN)$ .

\* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

**Timer A input** (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	80		ns
$t_{w(TAH)}$	TAiIN input high-level pulse width	40		ns
$t_{w(TAL)}$	TAiIN input low-level pulse width	40		ns

**Timer A input** (Gating input in timer mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	$f(XIN) \leq 40$ MHz	$\frac{16 \times 10^9}{f(XIN)}$ (400)		ns
		$(XIN) \leq 25$ MHz	$\frac{8 \times 10^9}{f(XIN)}$ (320)		ns
$t_{w(TAH)}$	TAiIN input high-level pulse width	$f(XIN) \leq 40$ MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		$f(XIN) \leq 25$ MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns
$t_{w(TAL)}$	TAiIN input low-level pulse width	$f(XIN) \leq 40$ MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		$f(XIN) \leq 25$ MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns

**Note** : The TAiIN input cycle time requires 4 or more cycles of count source. The TAiIN input high-level pulse width and the TAiIN input low-level pulse width respectively require 2 or more cycles of the count source. The limits in the table are the values when the count source is  $f(XIN)/4$  in high-speed running ( $f(XIN) \leq 40$  MHz) and when the count source is  $f(XIN)/2$  in low-speed running ( $f(XIN) \leq 25$  MHz). At this time, the clock source select bit is "0."

**Timer A input** (External trigger input in one-shot pulse mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	$f(XIN) \leq 40$ MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		$f(XIN) \leq 25$ MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns
$t_{w(TAH)}$	TAiIN input high-level pulse width		80		ns
$t_{w(TAL)}$	TAiIN input low-level pulse width		80		ns

**Timer A input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIN input high-level pulse width	80		ns
$t_{w(TAL)}$	TAiIN input low-level pulse width	80		ns

**Timer A input** (Up-down input in event counter mode)


Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input cycle time	2000		ns
$t_{w(UPH)}$	TAiOUT input high-level pulse width	1000		ns
$t_{w(UPL)}$	TAiOUT input low-level pulse width	1000		ns
$t_{su(UP-TIN)}$	TAiOUT input setup time	400		ns
$t_{h(TIN-UP)}$	TAiOUT input hold time	400		ns





**Timer A input** (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_c(TA)$	TAiIN input cycle time	800		ns
$t_{su}(TA_{iIN}-TA_{jOUT})$	TAjIN input setup time	200		ns
$t_{su}(TA_{jOUT}-TA_{iIN})$	TAjOUT input setup time	200		ns


- Count input in event counter mode
- Gating input in timer mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



- Up-down and count input in event counter mode



- Two-phase pulse input in event counter mode



**Test conditions**

- $V_{CC} = 5 V \pm 10 \%$
- Input timing voltage :  $V_{IL} = 1.0 V$ ,  $V_{IH} = 4.0 V$

**Timer B input** (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiN input cycle time (one edge count)	80		ns
t <sub>w</sub> (TBH)	TBiN input high-level pulse width (one edge count)	40		ns
t <sub>w</sub> (TBL)	TBiN input low-level pulse width (one edge count)	40		ns
t <sub>c</sub> (TB)	TBiN input cycle time (both edge count)	160		ns
t <sub>w</sub> (TBH)	TBiN input high-level pulse width (both edge count)	80		ns
t <sub>w</sub> (TBL)	TBiN input low-level pulse width (both edge count)	80		ns

**Timer B input** (Pulse period measurement mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
t <sub>c</sub> (TB)	TBiN input cycle time	f(XIN) ≤ 40 MHz	$\frac{16 \times 10^9}{f(XIN)}$ (400)		ns
		f(XIN) ≤ 25 MHz	$\frac{8 \times 10^9}{f(XIN)}$ (320)		ns
t <sub>w</sub> (TBH)	TBiN input high-level pulse width	f(XIN) ≤ 40 MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		f(XIN) ≤ 25 MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns
t <sub>w</sub> (TBL)	TBiN input low-level pulse width	f(XIN) ≤ 40 MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		f(XIN) ≤ 25 MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns

Note : The TBiN input cycle time requires 4 or more cycles of count source. The TBiN input high-level pulse width and the TBiN input low-level pulse width respectively require 2 or more cycles of the count source. The limits in the table are the values when the count source is f(XIN)/4 in high-speed running (f(XIN) ≤ 40 MHz) and when the count source is f(XIN)/2 in low-speed running (f(XIN) ≤ 25 MHz). At this time, the clock source select bit is "0."

**Timer B input** (Pulse width measurement mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
t <sub>c</sub> (TB)	TBiN input cycle time	f(XIN) ≤ 40 MHz	$\frac{16 \times 10^9}{f(XIN)}$ (400)		ns
		f(XIN) ≤ 25 MHz	$\frac{8 \times 10^9}{f(XIN)}$ (320)		ns
t <sub>w</sub> (TBH)	TBiN input high-level pulse width	f(XIN) ≤ 40 MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		f(XIN) ≤ 25 MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns
t <sub>w</sub> (TBL)	TBiN input low-level pulse width	f(XIN) ≤ 40 MHz	$\frac{8 \times 10^9}{f(XIN)}$ (200)		ns
		f(XIN) ≤ 25 MHz	$\frac{4 \times 10^9}{f(XIN)}$ (160)		ns

Note : The TBiN input cycle time requires 4 or more cycles of count source. The TBiN input high-level pulse width and the TBiN input low-level pulse width respectively require 2 or more cycles of the count source. The limits in the table are the values when the count source is f(XIN)/4 in high-speed running (f(XIN) ≤ 40 MHz) and when the count source is f(XIN)/2 in low-speed running (f(XIN) ≤ 25 MHz). At this time, the clock source select bit is "0."

**A-D trigger input**


Symbol	Parameter	Limits		Unit
		Min.	Max.	
t <sub>c</sub> (AD)	ADTRG input cycle time (minimum allowable trigger)	1000		ns
t <sub>w</sub> (ADL)	ADTRG input low-level pulse width	125		ns

## Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200		ns
$t_{w(CKH)}$	CLKi input high-level pulse width	100		ns
$t_{w(CKL)}$	CLKi input low-level pulse width	100		ns
$t_{d(C-Q)}$	TxDi output delay time		80	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	20		ns
$t_{h(C-D)}$	RxDi input hold time	90		ns

## External interrupt $\overline{INTi}$ input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input high-level pulse width	250		ns
$t_{w(INL)}$	$\overline{INTi}$ input low-level pulse width	250		ns



### Test conditions

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$

## READY, HOLD TIMING

**Timing requirements** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ ,  $f(XIN) = 40\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

\* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(RDY-\phi 1)$	RDY input setup time	42		ns
$t_{su}(HOLD-\phi 1)$	HOLD input setup time	42		ns
$t_h(\phi 1-RDY)$	RDY input hold time	0		ns
$t_h(\phi 1-HOLD)$	HOLD input hold time	0		ns


\*:  $f(XIN) = 20\text{ MHz}$  when the clock source select bit = "1".

**Switching characteristics** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ ,  $f(XIN) = 40\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_d(\phi 1-HLDA)$	$\overline{HLDA}$ output delay time		50	ns
$t_{pxz}(HLDA-RDZ)$	Floating start delay time (at hold state)		50	ns
$t_{pxz}(HLDA-WRZ)$	Floating start delay time (at hold state)		50	ns
$t_{pxz}(HLDA-BHEZ)$	Floating start delay time (at hold state)		50	ns
$t_{pxz}(HLDA-AZ)$	Floating start delay time (at hold state)		50	ns
$t_{pxz}(HLDA-DLZ/DHZ)$	Floating start delay time (at hold state)		50	ns
$t_{pzx}(HLDA-RDZ)$	Floating release delay time (at hold state)	0		ns
$t_{pzx}(HLDA-WRZ)$	Floating release delay time (at hold state)	0		ns
$t_{pzx}(HLDA-BHEZ)$	Floating release delay time (at hold state)	0		ns
$t_{pzx}(HLDA-AZ)$	Floating release delay time (at hold state)	0		ns
$t_{pzx}(HLDA-DLZ/DHZ)$	Floating release delay time (at hold state)	0		ns


\*:  $f(XIN) = 20\text{ MHz}$  when the clock source select bit = "1".

### **$\overline{\text{RDY}}$ input** (when 3- $\phi$ access in high-speed running)



\*  $\overline{\text{RDY}}$  input is always sampled at the falling edge of  $\phi_1$  just before the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals' rise regardless of the bus mode and the number of waits.

### **$\overline{\text{HOLD}}$ input**



#### Test conditions

- $V_{CC} = 5 \text{ V} \pm 10 \%$
- $\overline{\text{RDY}}$  input,  $\overline{\text{HOLD}}$  input :  $V_{IL} = 1.0 \text{ V}$ ,  $V_{IH} = 4.0 \text{ V}$
- $\overline{\text{HLDA}}$  output :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$ ,  $C_L = 100 \text{ pF}$

**Timing requirements** ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }85\text{ }^\circ\text{C}$ ,  $f(X_{IN}) = 40\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

\* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

**Single-chip mode**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_c$	External clock input cycle time ( <b>Note 1</b> )	25		ns
$t_{w(H)}$	External clock input high-level pulse width ( <b>Note 2</b> )	$t_c/2 - 8$		ns
$t_{w(L)}$	External clock input low-level pulse width ( <b>Note 2</b> )	$t_c/2 - 8$		ns
$t_r$	External clock rise time		8	ns
$t_f$	External clock fall time		8	ns
$t_{su}(PiD-E)$	Port Pi input setup time ( $i = 0-11$ )	60		ns
$t_h(E-PiD)$	Port Pi input hold time ( $i = 0-11$ )	0		ns

\*:  $f(X_{IN}) = 20\text{ MHz}$  when the clock source select bit = "1"

**Notes 1:** When the clock source select bit = "1",  $t_c$ 's minimum limit is 50 ns.


**2:** When the clock source select bit = "1", set  $t_{w(H)}/t_c$  and  $t_{w(L)}/t_c$  ratios to 45 to 55 %.

**Switching characteristics** ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }85\text{ }^\circ\text{C}$ ,  $f(X_{IN}) = 40\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

(Single-chip mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_d(E-PiQ)$	Port Pi data output delay time ( $i = 0-11$ )		60	ns

\*:  $f(X_{IN}) = 20\text{ MHz}$  when the clock source select bit = "1"



**Test conditions**

- $V_{CC} = 5\text{ V} \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0\text{ V}$ ,  $V_{IH} = 4.0\text{ V}$
- Output timing voltage :  $V_{OL} = 0.8\text{ V}$ ,  $V_{OH} = 2.0\text{ V}$ ,  $C_L = 100\text{ pF}$

**Timing requirements** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ ,  $f(X_{IN}) = 25\text{ MHz}$  when the clock source select bit = "0"<sup>\*</sup>, unless otherwise noted)

\* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

**Memory expansion and Microprocessor mode : Low-speed running**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_c$	External clock input cycle time <b>(Note 1)</b>	40		ns
$t_{w(H)}$	External clock input high-level pulse width <b>(Note 2)</b>	$t_c/2 - 8$		ns
$t_{w(L)}$	External clock input low-level pulse width <b>(Note 2)</b>	$t_c/2 - 8$		ns
$t_r$	External clock rise time		8	ns
$t_f$	External clock fall time		8	ns
$t_{su(DH-RD)}$	High-order data input setup time (BYTE = "L")	30		ns
$t_{su(DL-RD)}$	Low-order data input setup time	30		ns
$t_{su(PiD-RD)}$	Port Pi input setup time ( $i = 4-9, 11$ )	60		ns
$t_{h(RD-DH)}$	High-order data input hold time (BYTE = "L")	0		ns
$t_{h(RD-DL)}$	Low-order data input hold time	0		ns
$t_{h(RD-PiD)}$	Port Pi input hold time ( $i = 4-9, 11$ )	0		ns
$t_{su(A-DL/DH)}$	Data setup time with address stabilized <b>(Note 3)</b>		60 (2- $\phi$ access)	ns
			140 (3- $\phi$ access)	
			220 (4- $\phi$ access)	
$t_{su(CS-DL/DH)}$	Data setup time with chip select stabilized <b>(Note 3)</b>		60 (2- $\phi$ access)	ns
			140 (3- $\phi$ access)	
			220 (4- $\phi$ access)	
$t_{su(LA-DL)}$	Data setup time with address stabilized <b>(Note 3)</b>		55 (2- $\phi$ access)	ns
			135 (3- $\phi$ access)	
			215 (4- $\phi$ access)	

\*:  $f(X_{IN}) = 12.5\text{ MHz}$  when the clock source select bit = "1"

**Notes 1:** When the clock source select bit = "1",  $t_c$ 's minimum limit is 80 ns.

**2:** When the clock source select bit = "1", set  $t_{w(H)}/t_c$  and  $t_{w(L)}/t_c$  ratios to 45 to 55 %.

**3:** Since the values depend on external clock input frequency  $f(X_{IN})$ , calculate them using the bus timing data formula on the page after the next page.

**Switching characteristics** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ ,  $f(XIN) = 25\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

**Memory expansion and Microprocessor mode : Low-speed running**

Symbol	Parameter	2- $\phi$ access		3- $\phi$ access		4- $\phi$ access		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_w(\phi H), t_w(\phi L)$	$\phi$ high-level pulse width, $\phi$ low-level pulse width <b>(Note)</b>	20		20		20		ns
$t_d(\phi 1-WR)$	WR output delay time	-7	12	-7	12	-7	12	ns
$t_d(\phi 1-RD)$	RD output delay time	-7	12	-7	12	-7	12	ns
$t_w(WR)$	WR low-level pulse width <b>(Note)</b>	60		140		140		ns
$t_w(RD)$	RD low-level pulse width <b>(Note)</b>	60		140		140		ns
$t_d(A-WR)$	Address output delay time <b>(Note)</b>	15		15		95		ns
$t_d(A-RD)$	Address output delay time <b>(Note)</b>	15		15		95		ns
$t_d(A-ALE)$	Address output delay time <b>(Note)</b>	8		8		55		ns
$t_d(BHE-WR)$	BHE output delay time <b>(Note)</b>	15		15		95		ns
$t_d(BHE-RD)$	BHE output delay time <b>(Note)</b>	15		15		95		ns
$t_d(BHE-ALE)$	BHE output delay time <b>(Note)</b>	8		8		55		ns
$t_d(CS-WR)$	Chip select output delay time <b>(Note)</b>	15		15		95		ns
$t_d(CS-RD)$	Chip select output delay time <b>(Note)</b>	15		15		95		ns
$t_d(CS-ALE)$	Chip select output delay time <b>(Note)</b>	8		8		55		ns
$t_d(WR-DLQ/DHQ)$	Data output delay time		35		35		35	ns
$t_{pxz}(WR-DLZ/DHZ)$	Floating start delay time <b>(Note)</b>		30		30		30	ns
$t_d(ALE-WR)$	ALE output delay time	4		4		4		ns
$t_d(ALE-RD)$	ALE output delay time	4		4		4		ns
$t_w(ALE)$	ALE pulse width <b>(Note)</b>	22		22		62		ns
$t_h(WR-A)$	Address hold time <b>(Note)</b>	10		10		10		ns
$t_h(RD-A)$	Address hold time <b>(Note)</b>	10		10		10		ns
$t_h(WR-BHE)$	BHE hold time <b>(Note)</b>	10		10		10		ns
$t_h(RD-BHE)$	BHE hold time <b>(Note)</b>	10		10		10		ns
$t_h(WR-CS)$	Chip select hold time <b>(Note)</b>	10		10		10		ns
$t_h(RD-CS)$	Chip select hold time <b>(Note)</b>	10		10		10		ns
$t_h(WR-DLQ/DHQ)$	Data hold time <b>(Note)</b>	15		15		15		ns
$t_{pxz}(WR-DLZ/DHZ)$	Floating release delay time	0		0		0		ns
$t_d(LA-WR)$	Address output delay time <b>(Note)</b>	12		12		92		ns
$t_d(LA-RD)$	Address output delay time <b>(Note)</b>	12		12		92		ns
$t_d(LA-ALE)$	Address output delay time <b>(Note)</b>	5		5		52		ns
$t_h(ALE-LA)$	Address hold time	9		9		25 (Note)		ns
$t_{pxz}(RD-DLZ)$	Floating start delay time		5		5		5	ns
$t_{pxz}(RD-DLZ)$	Floating release delay time <b>(Note)</b>	18		18		18		ns
$t_d(WR-PiQ)$	Port Pi data output delay time ( $i = 4-9, 11$ )		60		60		60	ns

\*:  $f(XIN) = 12.5\text{ MHz}$  when the clock source select bit = "1"

**Note:** Since the values depend on external clock input frequency  $f(XIN)$ , calculate them using the bus timing data formula on the next page.



## Bus timing data formulas

**Memory expansion and Microprocessor mode : Low-speed running** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $85^\circ\text{C}$ ,  $f(X_{IN}) \leq 25\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)


Symbol	Parameter	2- $\phi$ access	3- $\phi$ access	4- $\phi$ access	Unit
$t_{su}(A-DL/DH)$	Data setup time with address stabilized	$\frac{3 \times 10^9}{f(X_{IN})} - 60$	$\frac{5 \times 10^9}{f(X_{IN})} - 60$	$\frac{7 \times 10^9}{f(X_{IN})} - 60$	ns
$t_{su}(CS-DL/DH)$	Data setup time with chip select stabilized	$\frac{3 \times 10^9}{f(X_{IN})} - 60$	$\frac{5 \times 10^9}{f(X_{IN})} - 60$	$\frac{7 \times 10^9}{f(X_{IN})} - 60$	ns
$t_{w}(\phi H), t_{w}(\phi L)$	$\phi$ high-level pulse width, $\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	←	←	ns
$t_{w}(\overline{WR}), t_{w}(\overline{RD})$	$\overline{WR}$ , $\overline{RD}$ low-level pulse width	$\frac{2 \times 10^9}{f(X_{IN})} - 20$	$\frac{4 \times 10^9}{f(X_{IN})} - 20$	←	ns
$t_d(A-WR)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	ns
$t_d(A-RD)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	ns
$t_d(A-ALE)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 32$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 65$	ns
$t_d(BHE-WR)$	BHE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	ns
$t_d(BHE-RD)$	BHE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	ns
$t_d(BHE-ALE)$	BHE output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 32$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 65$	ns
$t_d(CS-WR)$	Chip select output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	ns
$t_d(CS-RD)$	Chip select output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 25$	ns
$t_d(CS-ALE)$	Chip select output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 32$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 65$	ns
$t_w(ALE)$	ALE pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 18$	←	$\frac{2 \times 10^9}{f(X_{IN})} - 18$	ns
$t_h(WR-A)$	Address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 30$	←	←	ns
$t_h(RD-A)$	Address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 30$	←	←	ns
$t_d(WR-BHE)$	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 30$	←	←	ns
$t_d(RD-BHE)$	BHE hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 30$	←	←	ns
$t_d(WR-CS)$	Chip select hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 30$	←	←	ns
$t_d(RD-CS)$	Chip select hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 30$	←	←	ns
$t_h(WR-DLQ/DHQ)$	Data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 25$	←	←	ns
$t_{pxz}(WR-DLZ/DHZ)$	Floating start delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	←	←	ns
$t_{su}(LA-DL)$	Data setup time with address stabilized	$\frac{3 \times 10^9}{f(X_{IN})} - 65$	$\frac{5 \times 10^9}{f(X_{IN})} - 65$	$\frac{7 \times 10^9}{f(X_{IN})} - 65$	ns
$t_d(LA-WR)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 28$	ns
$t_d(LA-RD)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 28$	←	$\frac{3 \times 10^9}{f(X_{IN})} - 28$	ns
$t_d(LA-ALE)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 35$	←	$\frac{2 \times 10^9}{f(X_{IN})} - 28$	ns
$t_h(ALE-LA)$	Address hold time	—	—	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	ns
$t_{pxz}(RD-DLZ)$	Floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 22$	←	←	ns

\*:  $f(X_{IN}) \leq 12.5\text{ MHz}$  when the clock source select bit = "1"

**Note:** When the clock source select bit is "1", regard  $f(X_{IN})$  in tables as  $2 \cdot f(X_{IN})$ .

SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION

(when 2- $\phi$  access in low-speed running <Write>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi, f(XIN))

- $V_{CC} = 5 V \pm 10 \%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$
- Data input :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

Test conditions (Port Pi, f(XIN))

- $V_{CC} = 5 V \pm 10 \%$
- Input timing voltage :  $V_{IL} = 1.0 V$ ,  $V_{IH} = 4.0 V$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$

(when 2- $\phi$  access in low-speed running <Read>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS_4}$  is accessed

Test conditions (except Port Pi, f(XIN))


- VCC = 5 V $\pm$ 10 %
- Output timing voltage : V<sub>OL</sub> = 0.8 V, V<sub>OH</sub> = 2.0 V, C<sub>L</sub> = 100 pF
- Data input : V<sub>IL</sub> = 0.8 V, V<sub>IH</sub> = 2.5 V

Test conditions (Port Pi, f(XIN))

- VCC = 5 V $\pm$ 10 %
- Input timing voltage : V<sub>IL</sub> = 1.0 V, V<sub>IH</sub> = 4.0 V
- Output timing voltage : V<sub>OL</sub> = 0.8 V, V<sub>OH</sub> = 2.0 V, C<sub>L</sub> = 100 pF

SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION

(when 3- $\phi$  access in low-speed running <Write>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi, f(XIN))

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$
- Data input :  $V_{IL} = 0.8V$ ,  $V_{IH} = 2.5V$

Test conditions (Port Pi, f(XIN))

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$

(when 3- $\phi$  access in low-speed running <Read>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS}_4$  is accessed


Test conditions (except Port Pi,  $f(XIN)$ )

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$
- Data input :  $V_{IL} = 0.8V$ ,  $V_{IH} = 2.5V$

Test conditions (Port Pi,  $f(XIN)$ )

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$

(when 4- $\phi$  access in low-speed running <Write>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi,  $f(XIN)$ )

- $V_{CC} = 5 V \pm 10 \%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$
- Data input :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

Test conditions (Port Pi,  $f(XIN)$ )

- $V_{CC} = 5 V \pm 10 \%$
- Input timing voltage :  $V_{IL} = 1.0 V$ ,  $V_{IH} = 4.0 V$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$

(when 4- $\phi$  access in low-speed running <Read>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed

Test conditions (except Port Pi, f(XIN))

- $V_{CC} = 5 V \pm 10 \%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$
- Data input :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

Test conditions (Port Pi, f(XIN))

- $V_{CC} = 5 V \pm 10 \%$
- Input timing voltage :  $V_{IL} = 1.0 V$ ,  $V_{IH} = 4.0 V$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$

**Timing requirements** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85\text{ }^{\circ}\text{C}$ ,  $f(X_{IN}) = 40\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

\* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

**Memory expansion and Microprocessor mode : High-speed running**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_c$	External clock input cycle time <b>(Note 1)</b>	25		ns
$t_{w(H)}$	External clock input high-level pulse width <b>(Note 2)</b>	$t_c/2 - 8$		ns
$t_{w(L)}$	External clock input low-level pulse width <b>(Note 2)</b>	$t_c/2 - 8$		ns
$t_r$	External clock rise time		8	ns
$t_f$	External clock fall time		8	ns
$t_{su(DH-RD)}$	High-order data input setup time (BYTE = "L")	30		ns
$t_{su(DL-RD)}$	Low-order data input setup time	30		ns
$t_{su(PiD-RD)}$	Port Pi input setup time ( $i = 4-9, 11$ )	60		ns
$t_{h(RD-DH)}$	High-order data input hold time (BYTE = "L")	0		ns
$t_{h(RD-DL)}$	Low-order data input hold time	0		ns
$t_{h(RD-PiD)}$	Port Pi input hold time ( $i = 4-9, 11$ )	0		ns
$t_{su(A-DL/DH)}$	Data setup time with address stabilized <b>(Note 3)</b>		65 (3- $\phi$ access)	ns
			110 (4- $\phi$ access)	
			160 (5- $\phi$ access)	
$t_{su(CS-DL/DH)}$	Data setup time with chip select stabilized <b>(Note 3)</b>		65 (3- $\phi$ access)	ns
			110 (4- $\phi$ access)	
			160 (5- $\phi$ access)	
$t_{su(LA-DL)}$	Data setup time with address stabilized <b>(Note 3)</b>		50 (3- $\phi$ access)	ns
			100 (4- $\phi$ access)	
			150 (5- $\phi$ access)	

\*:  $f(X_{IN}) = 20\text{ MHz}$  when the clock source select bit = "1"

**Notes 1:** When the clock source select bit = "1",  $t_c$ 's minimum limit is 50 ns.

**2:** When the clock source select bit = "1", set  $t_{w(H)}/t_c$  and  $t_{w(L)}/t_c$  ratios to 45 to 55 %.

**3:** Since the values depend on external clock input frequency  $f(X_{IN})$ , calculate them using the bus timing data formula on the page after the next page.



**Switching characteristics** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85\text{ }^{\circ}C$ ,  $f(X_{IN}) = 40\text{ MHz}$  when the clock source select bit = "0"\*, unless otherwise noted)

**Memory expansion and Microprocessor mode : High-speed running**

Symbol	Parameter	3- $\phi$ access		4- $\phi$ access		5- $\phi$ access		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_w(\phi H), t_w(\phi L)$	$\phi$ high-level pulse width, $\phi$ low-level pulse width (Note)	5		5		5		ns
$t_d(\phi 1-WR)$	WR output delay time	-7	12	-7	12	-7	12	ns
$t_d(\phi 1-RD)$	RD output delay time	-7	12	-7	12	-7	12	ns
$t_w(WR)$	WR low-level pulse width (Note)	55		80		130		ns
$t_w(RD)$	RD low-level pulse width (Note)	55		80		130		ns
$t_d(A-WR)$	Address output delay time (Note)	25		45		45		ns
$t_d(A-RD)$	Address output delay time (Note)	25		45		45		ns
$t_d(A-ALE)$	Address output delay time (Note)	10		35		35		ns
$t_d(BHE-WR)$	BHE output delay time (Note)	25		45		45		ns
$t_d(BHE-RD)$	BHE output delay time (Note)	25		45		45		ns
$t_d(BHE-ALE)$	BHE output delay time (Note)	10		35		35		ns
$t_d(CS-WR)$	Chip select output delay time (Note)	25		45		45		ns
$t_d(CS-RD)$	Chip select output delay time (Note)	25		45		45		ns
$t_d(CS-ALE)$	Chip select output delay time (Note)	10		35		35		ns
$t_d(WR-DLQ/DHQ)$	Data output delay time		35		35		35	ns
$t_{pxz}(WR-DLZ/DHZ)$	Floating start delay time (Note)		30		30		30	ns
$t_d(ALE-WR)$	ALE output delay time	4		4		4		ns
$t_d(ALE-RD)$	ALE output delay time	4		4		4		ns
$t_w(ALE)$	ALE pulse width (Note)	10		35		35		ns
$t_h(WR-A)$	Address hold time (Note)	10		10		10		ns
$t_h(RD-A)$	Address hold time (Note)	10		10		10		ns
$t_h(WR-BHE)$	BHE hold time (Note)	10		10		10		ns
$t_h(RD-BHE)$	BHE hold time (Note)	10		10		10		ns
$t_h(WR-CS)$	Chip select hold time (Note)	10		10		10		ns
$t_h(RD-CS)$	Chip select hold time (Note)	10		10		10		ns
$t_h(WR-DLQ/DHQ)$	Data hold time (Note)	15		15		15		ns
$t_{pxz}(WR-DLZ/DHZ)$	Floating release delay time	0		0		0		ns
$t_d(LA-WR)$	Address output delay time (Note)	15		40		40		ns
$t_d(LA-RD)$	Address output delay time (Note)	15		40		40		ns
$t_d(LA-ALE)$	Address output delay time (Note)	5		30		30		ns
$t_h(ALE-LA)$	Address hold time (Note)	10		10		10		ns
$t_{PXZ}(RD-DLZ)$	Floating start delay time		5		5		5	ns
$t_{PZX}(RD-DLZ)$	Floating release delay time (Note)	15		15		15		ns
$t_d(WR-PiQ)$	Port Pi data output delay time ( $i = 4-9, 11$ )		60		60		60	ns

\*:  $f(X_{IN}) = 20\text{ MHz}$  when the clock source select bit = "1"

**Note:** Since the values depend on external clock frequency  $f(X_{IN})$ , calculate them by using the bus timing data formulas on the next page.

## Bus timing data formulas


**Memory expansion and Microprocessor mode : High-speed running** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $85^\circ C$ ,  $f(X_{IN}) \leq 40$  MHz when the clock source select bit = "0"\*, unless otherwise noted)

Symbol	Parameter	3- $\phi$ access	4- $\phi$ access	5- $\phi$ access	Unit
$t_{su}(A-DL/DH)$	Data setup time with address stabilized	$\frac{5 \times 10^9}{f(X_{IN})} - 60$	$\frac{7 \times 10^9}{f(X_{IN})} - 65$	$\frac{9 \times 10^9}{f(X_{IN})} - 65$	ns
$t_{su}(CS-DL/DH)$	Data setup time with chip select stabilized	$\frac{5 \times 10^9}{f(X_{IN})} - 60$	$\frac{7 \times 10^9}{f(X_{IN})} - 65$	$\frac{9 \times 10^9}{f(X_{IN})} - 65$	ns
$t_w(\phi H), t_w(\phi L)$	$\phi$ high-level pulse width, $\phi$ low-level pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	←	←	ns
$t_w(\overline{WR}), t_w(\overline{RD})$	$\overline{WR}, \overline{RD}$ low-level pulse width	$\frac{3 \times 10^9}{f(X_{IN})} - 20$	$\frac{4 \times 10^9}{f(X_{IN})} - 20$	$\frac{6 \times 10^9}{f(X_{IN})} - 20$	ns
$t_d(A-WR)$	Address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	←	ns
$t_d(A-RD)$	Address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	←	ns
$t_d(A-ALE)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	$\frac{2 \times 10^9}{f(X_{IN})} - 15$	←	ns
$t_d(BHE-WR)$	$\overline{BHE}$ output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	←	ns
$t_d(BHE-RD)$	$\overline{BHE}$ output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	←	ns
$t_d(BHE-ALE)$	$\overline{BHE}$ output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	$\frac{2 \times 10^9}{f(X_{IN})} - 15$	←	ns
$t_d(CS-WR)$	Chip select output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	←	ns
$t_d(CS-RD)$	Chip select output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 25$	$\frac{3 \times 10^9}{f(X_{IN})} - 30$	←	ns
$t_d(CS-ALE)$	Chip select output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	$\frac{2 \times 10^9}{f(X_{IN})} - 15$	←	ns
$t_w(ALE)$	ALE pulse width	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	$\frac{2 \times 10^9}{f(X_{IN})} - 15$	←	ns
$t_h(WR-A)$	Address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_h(RD-A)$	Address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_d(WR-BHE)$	$\overline{BHE}$ hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_d(RD-BHE)$	$\overline{BHE}$ hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_d(WR-CS)$	Chip select hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_d(RD-CS)$	Chip select hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_h(WR-DLQ/DHQ)$	Data hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	←	←	ns
$t_{pxz}(WR-DLZ/DHZ)$	Floating start delay time	$\frac{1 \times 10^9}{f(X_{IN})} + 5$	←	←	ns
$t_{su}(LA-DL)$	Data setup time with address stabilized	$\frac{5 \times 10^9}{f(X_{IN})} - 75$	$\frac{7 \times 10^9}{f(X_{IN})} - 75$	$\frac{9 \times 10^9}{f(X_{IN})} - 75$	ns
$t_d(LA-WR)$	Address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	←	ns
$t_d(LA-RD)$	Address output delay time	$\frac{2 \times 10^9}{f(X_{IN})} - 35$	$\frac{3 \times 10^9}{f(X_{IN})} - 35$	←	ns
$t_d(LA-ALE)$	Address output delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 20$	$\frac{2 \times 10^9}{f(X_{IN})} - 20$	←	ns
$t_d(ALE-LA)$	Address hold time	$\frac{1 \times 10^9}{f(X_{IN})} - 15$	←	←	ns
$t_{pxz}(RD-DLZ)$	Floating release delay time	$\frac{1 \times 10^9}{f(X_{IN})} - 10$	←	←	ns

\*:  $f(X_{IN}) \leq 20$  MHz when the clock source select bit = "1"

**Note:** When the clock source select bit is "1", regard  $f(X_{IN})$  in tables as  $2 \cdot f(X_{IN})$ .

(when 3- $\phi$  access in high-speed running <Write>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi,  $f(XIN)$ )

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$
- Data input :  $V_{IL} = 0.8V$ ,  $V_{IH} = 2.5V$

Test conditions (Port Pi,  $f(XIN)$ )

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$

(when 3- $\phi$  access in high-speed running <Read>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi, f(XIN))

- VCC = 5 V  $\pm$  10 %
- Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 100 pF
- Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (Port Pi, f(XIN))

- VCC = 5 V  $\pm$  10 %
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V
- Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 100 pF

(when 4- $\phi$  access in high-speed running <Write>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi,  $f(XIN)$ )

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$
- Data input :  $V_{IL} = 0.8V$ ,  $V_{IH} = 2.5V$

Test conditions (Port Pi,  $f(XIN)$ )

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$ ,  $C_L = 100pF$

(when 4- $\phi$  access in high-speed running <Read>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi,  $f(XIN)$ )

- $V_{CC} = 5 V \pm 10 \%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$
- Data input :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

Test conditions (Port Pi,  $f(XIN)$ )

- $V_{CC} = 5 V \pm 10 \%$
- Input timing voltage :  $V_{IL} = 1.0 V$ ,  $V_{IH} = 4.0 V$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$

(when 5- $\phi$  access in high-speed running <Write>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed


Test conditions (except Port Pi, f(XIN))

- VCC = 5 V $\pm$ 10 %
- Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 100 pF
- Data input : VIL = 0.8 V, VIH = 2.5 V

Test conditions (Port Pi, f(XIN))

- VCC = 5 V $\pm$ 10 %
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V
- Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 100 pF

(when 5- $\phi$  access in high-speed running <Read>)



**Note:** These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal  $\overline{CS4}$  is accessed

Test conditions (except Port Pi, f(XIN))

- $V_{CC} = 5 V \pm 10 \%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$
- Data input :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

Test conditions (Port Pi, f(XIN))

- $V_{CC} = 5 V \pm 10 \%$
- Input timing voltage :  $V_{IL} = 1.0 V$ ,  $V_{IH} = 4.0 V$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$ ,  $C_L = 100 pF$



**<NOTE> External bus timing when internal memory area is accessed (2-φ access) in high-speed running**


(VCC = 5 V ± 10 %, VSS = 0 V, Ta = -20 to 85 °C, f(XIN) ≤ 40 MHz when the clock source select bit = "0"\*)

Symbol	Parameter	f (XIN) = 40 MHz**		Bus timing data formula	Unit
		Min.	Max.		
tw(φH), tw(φL)	φ high-level pulse width, φ low-level pulse width	5		$\frac{1 \times 10^9}{f(XIN)} - 20$	ns
td(φ1-WR)	$\overline{WR}$ output delay time	-7	12		ns
td(φ1-RD)	$\overline{RD}$ output delay time	-7	12		ns
tw(WR)	$\overline{WR}$ low-level pulse width	5		$\frac{1 \times 10^9}{f(XIN)} - 20$	ns
tw(RD)	$\overline{RD}$ low-level pulse width	5		$\frac{1 \times 10^9}{f(XIN)} - 20$	ns
td(A-WR)	Address output delay time	25		$\frac{2 \times 10^9}{f(XIN)} - 25$	ns
td(A-RD)	Address output delay time	25		$\frac{2 \times 10^9}{f(XIN)} - 25$	ns
td(A-ALE)	Address output delay time	10		$\frac{2 \times 10^9}{f(XIN)} - 40$	ns
td(BHE-WR)	$\overline{BHE}$ output delay time	25		$\frac{2 \times 10^9}{f(XIN)} - 25$	ns
td(BHE-RD)	$\overline{BHE}$ output delay time	25		$\frac{2 \times 10^9}{f(XIN)} - 25$	ns
td(BHE-ALE)	$\overline{BHE}$ output delay time	10		$\frac{2 \times 10^9}{f(XIN)} - 40$	ns
td(CS-WR)	Chip select output delay time	25		$\frac{2 \times 10^9}{f(XIN)} - 25$	ns
td(CS-RD)	Chip select output delay time	25		$\frac{2 \times 10^9}{f(XIN)} - 25$	ns
td(CS-ALE)	Chip select output delay time	10		$\frac{2 \times 10^9}{f(XIN)} - 40$	ns
td(WR-DLQ/DHQ)	Data output delay time		35	—	ns
tpxz(WR-DLZ/DHZ)	Floating start delay time	30		$\frac{1 \times 10^9}{f(XIN)} + 5$	ns
td(ALE-WR)	ALE output delay time	4		—	ns
td(ALE-RD)	ALE output delay time	4		—	ns
tw(ALE)	ALE pulse width	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
th(WR-A)	Address hold time	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
th(RD-A)	Address hold time	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
td(WR-BHE)	$\overline{BHE}$ hold time	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
td(RD-BHE)	$\overline{BHE}$ hold time	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
td(WR-CS)	Chip select hold time	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
td(RD-CS)	Chip select hold time	10		$\frac{1 \times 10^9}{f(XIN)} - 15$	ns
th(WR-DLQ/DHQ)	Data hold time	15		$\frac{1 \times 10^9}{f(XIN)} - 10$	ns
tpxz(WR-DLZ/DHZ)	Floating release delay time	0		—	ns

\*: f(XIN) ≤ 20 MHz when the clock source select bit = "1".

\*\* : f(XIN) = 20 MHz when the clock source select bit = "1".

(External bus timing on internal RAM access (2- $\phi$  access) in high-speed running)



\* The value of output data is undefined.

**Test conditions**

- $V_{CC} = 5\text{ V} \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8\text{ V}$ ,  $V_{OH} = 2.0\text{ V}$ ,  $C_L = 100\text{ pF}$

**Keep safety first in your circuit designs!**

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

**Notes regarding these materials**

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

