

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS
M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37736MHLXXXHP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the ROM, RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage, and the small package.

In the M37736MHLXXXHP, as the multiplex method of the external bus, either of 2 types can be selected.

FEATURES

- Number of basic instructions 103
- Memory size ROM 124 Kbytes
- RAM 3968 bytes
- Instruction execution time
 - The fastest instruction at 12 MHz frequency 333 ns
- Single power supply 2.7–5.5 V


- Low power dissipation (At 3 V supply voltage, 12 MHz frequency) 9 mW (Typ.)
- Interrupts 19 types, 7 levels
- Multiple-function 16-bit timer 5 + 3
- Serial I/O (UART or clock synchronous) 3
- 10-bit A-D converter 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output, output
 - (ports P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10) 84
- Clock generating circuit 2 circuits built-in
- Small package 100-pin plastic molded fine-pitch QFP
(100P6Q-A;0.5 mm lead pitch)

APPLICATION

Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and others.


Control devices for general industrial equipment such as communication equipment, and others.

PIN CONFIGURATION (TOP VIEW)



Outline 100P6Q-A

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.



PRELIMINARYNotice: This is not a final specification.
Some parametric limits are subject to change.**MITSUBISHI MICROCOMPUTERS****M37736MHLXXXHP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37736MHLXXXHP

Parameter		Functions
Number of basic instructions		103
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)
Memory size	ROM	124 Kbytes
	RAM	3968 bytes
Input/Output ports	P0 – P2, P4 – P8, P10	8-bit X 9
	P3	4-bit X 1
Output port	P9	8-bit X 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5
	TB0, TB1, TB2	16-bit X 3
Serial I/O	(UART or clock synchronous serial I/O) X 3	
A-D converter	10-bit X 1 (8 channels)	
Watchdog timer	12-bit X 1	
Interrupts	3 external types, 16 internal types Each interrupt can be set to the priority level (0 – 7.)	
Clock generating circuit	2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)	
Supply voltage	2.7 – 5.5 V	
Power dissipation	9 mW (at 3 V supply voltage, external clock 12 MHz frequency) 22.5 mW (at 5 V supply voltage, external clock 12 MHz frequency)	
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion	External bus mode A; maximum 16 Mbytes, External bus mode B; maximum 1 Mbytes	
Operating temperature range	–40 to 85 °C	
Device structure	CMOS high-performance silicon gate process	
Package	100-pin plastic molded fine-pitch QFP (100P6Q-A;0.5 mm lead pitch)	

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.
XOUT	Clock output	Output	
E	Enable output	Output	This pin functions as the enable signal output pin which indicates the access status in the internal bus. In the external bus mode B and the memory expansion mode or the microprocessor mode, this pin output signal RDE.
BYTE	External data bus width selection input	Input	In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
BSEL	Bus method select input	Input	In the memory expansion mode or the microprocessor mode, this pin determines the external bus mode. The bus mode becomes the external bus mode A when "H" signal is input, and the external bus mode B when "L" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00 – P07	I/O port P0	I/O	In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset. In the memory expansion mode or the microprocessor mode, these pins output address (A0 – A7) at the external bus mode A, and these pins output signals CS0 – CS4 and RSMP, and addresses (A16, A17) at the external bus mode B.
P10 – P17	I/O port P1	I/O	In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20 – P27	I/O port P2	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D0 – D7) is input/output or an address is output. When using the external bus mode A, the address is A16 – A23. When using the external bus mode B, the address is A0 – A7.
P30 – P33	I/O port P3	I/O	In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, R/W, BHE, ALE, and HLDA signals are output at the external bus mode A, and WEL, WEH, ALE, and HLDA signals are output at the external bus mode B.
P40 – P47	I/O port P4	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P40, P41, and P42 become HOLD and RDY input pins, and a clock ϕ_1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P42 can be selected as an I/O port.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3.
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input (INT0 – INT2) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ_{sub} output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. Additionally, P76 and P77 have the function as the output pin (Xcout) and the input pin (Xcin) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the Xcout and Xcin pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.
P90 – P97	Output port P9	Output	Port P9 is an 8-bit I/O port. These ports are floating when reset. When writing to the port latch, these ports become the output mode. P90 – P93 also function as I/O port for UART 2.
P100 – P107	I/O port P10	I/O	In addition to having the same functions as port P0 in the single-chip mode. P104 – P107 also function as input pins for key input interrupt input (K10 – K13).
EVL0, EVL1	——	Output	These pins should be left open.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The M37736MHLXXXHP has the same functions as the M37736MHBXXXGP except for the package and the reset circuit. Refer to the section on the M37736MHBXXXGP.

RESET CIRCUIT

The microcomputer is released from the reset state when the RESET pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address A23 – A16 to 0016, A15 – A8 to the contents of address FFFF16, and A7 – A0 to the contents of address FFFE16. Figure 1 shows an example of a reset circuit. When the stabilized clock is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. When a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

The status of the internal registers during reset is the same as the M37736MHBXXXGP's.




Fig. 1 Example of a reset circuit

ADDRESSING MODES

The M37736MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.

MACHINE INSTRUCTION LIST

The M37736MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M37736MHLXXXHP mask ROM order confirmation form
- (2) 100P6Q mark specification form (100P6D mark specification form is substituted.)
- (3) ROM data (EPROM 3 sets)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
VI	Input voltage RESET, CNVss, BYTE		-0.3 to +12	V
VI	Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, VREF, XIN, BSEL		-0.3 to Vcc + 0.3	V
VO	Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107, XOUT, E		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to +85	°C
Tstg	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 2.7 – 5.5 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
Vcc	Power source voltage	f(XIN) : Operating	2.7	5.5	V
		f(XIN) : Stopped, f(XCIN) = 32.768 kHz	2.7	5.5	
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
VIH	High-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, XIN, RESET, CNVss, BYTE, BSEL, XCIN (Note 3)	0.8 Vcc		Vcc	V
VIH	High-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0.8 Vcc		Vcc	V
VIH	High-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0.5 Vcc		Vcc	V
VIL	Low-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, XIN, RESET, CNVss, BYTE, BSEL, XCIN (Note 3)	0		0.2Vcc	V
VIL	Low-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0		0.2Vcc	V
VIL	Low-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0		0.16Vcc	V
I _{OH(peak)}	High-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107			-10	mA
I _{OH(avg)}	High-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107			-5	mA
I _{OL(peak)}	Low-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P104 – P107			10	mA
I _{OL(peak)}	Low-level peak output current P44 – P47, P100 – P103			16	mA
I _{OL(avg)}	Low-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P104 – P107			5	mA
I _{OL(avg)}	Low-level average output current P44 – P47, P100 – P103			12	mA
f(XIN)	Main-clock oscillation frequency (Note 4)			12	MHz
f(XCIN)	Sub-clock oscillation frequency			32.768	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

2. The sum of I_{OL(peak)} for ports P0, P1, P2, P3, P8, and P9 must be 80 mA or less,
 the sum of I_{OH(peak)} for ports P0, P1, P2, P3, P8, and P9 must be 80 mA or less,
 the sum of I_{OL(peak)} for ports P4, P5, P6, P7, and P10 must be 100 mA or less, and
 the sum of I_{OH(peak)} for ports P4, P5, P6, P7, and P10 must be 80 mA or less.
3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
4. The maximum value of f(XIN) = 6 MHz when the main clock division selection bit = "1".

PRELIMINARYNotice: This is not a final specification.
Some parametric limits are subject to change.**MITSUBISHI MICROCOMPUTERS****M37736MHLXXXHP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40$ to $+85^\circ\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{OH}	High-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃ , P ₄₀ – P ₄₇ , P ₅₀ – P ₅₇ , P ₆₀ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇ , P ₉₀ – P ₉₇ , P ₁₀₀ – P ₁₀₇	V _{CC} = 5 V, I _{OH} = -10 mA	3			V
		V _{CC} = 3 V, I _{OH} = -1 mA	2.5			
V _{OH}	High-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃	V _{CC} = 5 V, I _{OH} = -400 μA	4.7			V
V _{OH}	High-level output voltage P ₃₀ – P ₃₂	V _{CC} = 5 V, I _{OH} = -10 mA	3.1			V
		V _{CC} = 5 V, I _{OH} = -400 μA	4.8			
		V _{CC} = 3 V, I _{OH} = -1 mA	2.6			
V _{OH}	High-level output voltage \bar{E}	V _{CC} = 5 V, I _{OH} = -10 mA	3.4			V
		V _{CC} = 5 V, I _{OH} = -400 μA	4.8			
		V _{CC} = 3 V, I _{OH} = -1 mA	2.6			
V _{OL}	Low-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃ , P ₄₀ – P ₄₃ , P ₅₀ – P ₅₇ , P ₆₀ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇ , P ₉₀ – P ₉₇ , P ₁₀₄ – P ₁₀₇	V _{CC} = 5 V, I _{OL} = 10 mA			2	V
		V _{CC} = 3 V, I _{OL} = 1 mA			0.5	
V _{OL}	Low-level output voltage P ₄₄ – P ₄₇ , P ₁₀₀ – P ₁₀₃	V _{CC} = 5 V, I _{OL} = 16 mA			1.8	V
		V _{CC} = 3 V, I _{OL} = 10 mA			1.5	
V _{OL}	Low-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃	V _{CC} = 5 V, I _{OL} = 2 mA			0.45	V
V _{OL}	Low-level output voltage P ₃₀ – P ₃₂	V _{CC} = 5 V, I _{OL} = 10 mA			1.9	V
		V _{CC} = 5 V, I _{OL} = 2 mA			0.43	
		V _{CC} = 3 V, I _{OL} = 1 mA			0.4	
V _{OL}	Low-level output voltage \bar{E}	V _{CC} = 5 V, I _{OL} = 10 mA			1.6	V
		V _{CC} = 5 V, I _{OL} = 2 mA			0.4	
		V _{CC} = 3 V, I _{OL} = 1 mA			0.4	
V _{T+} – V _{T-}	Hysteresis HOLD, RDY, TA _{0IN} – TA _{4IN} , TB _{0IN} – TB _{2IN} , $\overline{INT_0}$ – $\overline{INT_2}$, $\overline{AD_{TRG}}$, $\overline{CTS_0}$, $\overline{CTS_1}$, $\overline{CTS_2}$, CLK ₀ , CLK ₁ , CLK ₂ , K _{l0} – K _{l3}	V _{CC} = 5 V	0.4		1	V
		V _{CC} = 3 V	0.1		0.7	
V _{T+} – V _{T-}	Hysteresis RESET	V _{CC} = 5 V	0.2		0.5	V
		V _{CC} = 3 V	0.1		0.4	
V _{T+} – V _{T-}	Hysteresis X _{IN}	V _{CC} = 5 V	0.1		0.4	V
		V _{CC} = 3 V	0.06		0.26	
V _{T+} – V _{T-}	Hysteresis X _{CIN} (When external clock is input)	V _{CC} = 5 V	0.1		0.4	V
		V _{CC} = 3 V	0.06		0.26	
I _{IH}	High-level input current P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₀ – P ₃₃ , P ₄₀ – P ₄₇ , P ₅₀ – P ₅₇ , P ₆₀ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇ , P ₉₀ – P ₉₂ , P ₁₀₀ – P ₁₀₇ , X _{IN} , RESET, CNV _{SS} , BYTE, BSEL	V _{CC} = 5 V, V _I = 5 V			5	μA
		V _{CC} = 3 V, V _I = 3 V			4	
I _{IL}	Low-level input current P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₀ – P ₃₃ , P ₄₀ – P ₄₇ , P ₅₀ – P ₅₃ , P ₆₀ , P ₆₁ , P ₆₅ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇ , P ₉₀ – P ₉₂ , P ₁₀₀ – P ₁₀₃ , X _{IN} , RESET, CNV _{SS} , BYTE, BSEL	V _{CC} = 5 V, V _I = 0 V			-5	μA
		V _{CC} = 3 V, V _I = 0 V			-4	
I _{IL}	Low-level input current P ₆₂ – P ₆₄ , P ₁₀₄ – P ₁₀₇	V _I = 0 V, V _{CC} = 5 V without a pull-up transistor			-5	μA
		V _{CC} = 3 V			-4	
		V _I = 0 V, V _{CC} = 5 V with a pull-up transistor	-0.25	-0.5	-1.0	mA
		V _{CC} = 3 V	-0.08	-0.18	-0.35	
V _{RAM}	RAM hold voltage	When clock is stopped.	2			V

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = -40 \text{ to } +85 \text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power source current	When single-chip mode, output pins are open, and other pins are V_{SS} .	$V_{CC} = 5 \text{ V}$, $f(X_{IN}) = 12 \text{ MHz}$ (square waveform), $(f(f_2)) = 6 \text{ MHz}$, $f(X_{CIN}) = 32.768 \text{ kHz}$, in operating (Note 1)		4.5	9	mA
			$V_{CC} = 3 \text{ V}$, $f(X_{IN}) = 12 \text{ MHz}$ (square waveform), $(f(f_2)) = 6 \text{ MHz}$, $f(X_{CIN}) = 32.768 \text{ kHz}$, in operating (Note 1)		3	6	mA
			$V_{CC} = 3 \text{ V}$, $f(X_{IN}) = 12 \text{ MHz}$ (square waveform), $(f(f_2)) = 0.75 \text{ MHz}$, $f(X_{CIN})$: Stopped, in operating		0.4	0.8	mA
			$V_{CC} = 3 \text{ V}$, $f(X_{IN}) = 12 \text{ MHz}$ (square waveform), $f(X_{CIN}) = 32.768 \text{ kHz}$, when a WIT instruction is executed (Note 2)		6	12	$\mu \text{ A}$
			$V_{CC} = 3 \text{ V}$, $f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$, in operating (Note 3)		30	60	$\mu \text{ A}$
			$V_{CC} = 3 \text{ V}$, $f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$, when a WIT instruction is executed (Note 4)		3	6	$\mu \text{ A}$
			$T_a = 25 \text{ }^\circ\text{C}$, when clock is stopped			1	$\mu \text{ A}$
			$T_a = 85 \text{ }^\circ\text{C}$, when clock is stopped			20	$\mu \text{ A}$

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
4. This applies when the XOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -40 \text{ to } +85 \text{ }^\circ\text{C}$, $f(X_{IN}) = 12 \text{ MHz}$, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF} = V_{CC}$			10	Bits
—	Absolute accuracy	$V_{REF} = V_{CC}$			± 3	LSB
R _{LADDER}	Ladder resistance	$V_{REF} = V_{CC}$	10		25	k Ω
t _{CONV}	Conversion time		19.6			$\mu \text{ s}$
V _{REF}	Reference voltage		2.7		V_{CC}	V
V _{IA}	Analog input voltage		0		V_{REF}	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6 \text{ MHz}$.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS ($V_{CC} = 2.7 - 5.5$ V, $V_{SS} = 0$ V, $T_a = -40$ to $+85$ °C, $f(X_{IN}) = 12$ MHz, unless otherwise noted (Note 1))Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t_c	External clock input cycle time (Note 3)	83		ns
$t_{w(H)}$	External clock input high-level pulse width (Note 4)	33		ns
$t_{w(L)}$	External clock input low-level pulse width (Note 4)	33		ns
t_r	External clock rise time		15	ns
t_f	External clock fall time		15	ns

Notes 3. When the main clock division selection bit = "1", the minimum value of $t_c = 166$ ns.4. When the main clock division selection bit = "1", values of $t_{w(H)} / t_c$ and $t_{w(L)} / t_c$ must be set to values from 0.45 through 0.55.**Single-chip mode**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su(P0D-E)}$	Port P0 input setup time	200		ns
$t_{su(P1D-E)}$	Port P1 input setup time	200		ns
$t_{su(P2D-E)}$	Port P2 input setup time	200		ns
$t_{su(P3D-E)}$	Port P3 input setup time	200		ns
$t_{su(P4D-E)}$	Port P4 input setup time	200		ns
$t_{su(P5D-E)}$	Port P5 input setup time	200		ns
$t_{su(P6D-E)}$	Port P6 input setup time	200		ns
$t_{su(P7D-E)}$	Port P7 input setup time	200		ns
$t_{su(P8D-E)}$	Port P8 input setup time	200		ns
$t_{su(P10D-E)}$	Port P10 input setup time	200		ns
$t_h(E-P0D)$	Port P0 input hold time	0		ns
$t_h(E-P1D)$	Port P1 input hold time	0		ns
$t_h(E-P2D)$	Port P2 input hold time	0		ns
$t_h(E-P3D)$	Port P3 input hold time	0		ns
$t_h(E-P4D)$	Port P4 input hold time	0		ns
$t_h(E-P5D)$	Port P5 input hold time	0		ns
$t_h(E-P6D)$	Port P6 input hold time	0		ns
$t_h(E-P7D)$	Port P7 input hold time	0		ns
$t_h(E-P8D)$	Port P8 input hold time	0		ns
$t_h(E-P10D)$	Port P10 input hold time	0		ns

Memory expansion mode and microprocessor mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su(D-E)}$	Data input setup time (external bus mode A)	50		ns
$t_{su(D-RDE)}$	Data input setup time (external bus mode B)	50		ns
$t_{su(RDY-\phi 1)}$	RDY input setup time	80		ns
$t_{su(HOLD-\phi 1)}$	HOLD input setup time	80		ns
$t_h(E-D)$	Data input hold time (external bus mode A)	0		ns
$t_h(RDE-D)$	Data input hold time (external bus mode B)	0		ns
$t_h(\phi 1-RDY)$	RDY input hold time	0		ns
$t_h(\phi 1-HOLD)$	HOLD input hold time	0		ns

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

Timer A input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	250		ns
tw(TAH)	TAiIN input high-level pulse width	125		ns
tw(TAL)	TAiIN input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time (Note)	666		ns
tw(TAH)	TAiIN input high-level pulse width (Note)	333		ns
tw(TAL)	TAiIN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time (Note)	666		ns
tw(TAH)	TAiIN input high-level pulse width	166		ns
tw(TAL)	TAiIN input low-level pulse width	166		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(TAH)	TAiIN input high-level pulse width	166		ns
tw(TAL)	TAiIN input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(UP)	TAiOUT input cycle time	3333		ns
tw(UPH)	TAiOUT input high-level pulse width	1666		ns
tw(UPL)	TAiOUT input low-level pulse width	1666		ns
tsu(UP-TIN)	TAiOUT input setup time	666		ns
th(TIN-UP)	TAiOUT input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAjIN input cycle time	2000		ns
tsu(TAjIN-TAjOUT)	TAjIN input setup time	500		ns
tsu(TAjOUT-TAjIN)	TAjOUT input setup time	500		ns

PRELIMINARYNotice: This is not a final specification.
Some parametric limits are subject to change.**MITSUBISHI MICROCOMPUTERS****M37736MHLXXXHP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (one edge count)	250		ns
tw(TBH)	TBiN input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBiN input low-level pulse width (one edge count)	125		ns
tc(TB)	TBiN input cycle time (both edges count)	500		ns
tw(TBH)	TBiN input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBiN input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (Note)	666		ns
tw(TBH)	TBiN input high-level pulse width (Note)	333		ns
tw(TBL)	TBiN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (Note)	666		ns
tw(TBH)	TBiN input high-level pulse width (Note)	333		ns
tw(TBL)	TBiN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1333		ns
tw(ADL)	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(CK)	CLKi input cycle time	333		ns
tw(CKH)	CLKi input high-level pulse width	166		ns
tw(CKL)	CLKi input low-level pulse width	166		ns
td(C-Q)	TxDi output delay time		100	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	65		ns
th(C-D)	RxDi input hold time	75		ns

External interrupt INTi input, key input interrupt KLi input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns
tw(KIL)	KLi input low-level pulse width	250		ns

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	8×10^9 2 • f(f ₂)		ns
tw(TAH)	TAiIN input high-level pulse width	4×10^9 2 • f(f ₂)		ns
tw(TAL)	TAiIN input low-level pulse width	4×10^9 2 • f(f ₂)		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	8×10^9 2 • f(f ₂)		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiIN input cycle time	8×10^9 2 • f(f ₂)		ns
tw(TBH)	TBiIN input high-level pulse width	4×10^9 2 • f(f ₂)		ns
tw(TBL)	TBiIN input low-level pulse width	4×10^9 2 • f(f ₂)		ns

Note. f(f₂) represents the clock f₂ frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".


PRELIMINARYNotice: This is not a final specification.
Some parametric limits are subject to change.**MITSUBISHI MICROCOMPUTERS****M37736MHLXXXHP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, T_A = –40 to +85°C, f(X_{IN}) = 12 MHz, unless otherwise noted (Note))**Single-chip mode**

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
td(E-P0Q)	Port P0 data output delay time		300	ns	
td(E-P1Q)	Port P1 data output delay time		300	ns	
td(E-P2Q)	Port P2 data output delay time		300	ns	
td(E-P3Q)	Port P3 data output delay time		300	ns	
td(E-P4Q)	Port P4 data output delay time		300	ns	
td(E-P5Q)	Port P5 data output delay time		300	ns	
td(E-P6Q)	Port P6 data output delay time		300	ns	
td(E-P7Q)	Port P7 data output delay time		300	ns	
td(E-P8Q)	Port P8 data output delay time		300	ns	
td(E-P9Q)	Port P9 data output delay time		300	ns	
td(E-P10Q)	Port P10 data output delay time		300	ns	

Fig. 2

Note. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.Fig. 2 Measuring circuit for ports P0 – P10 and ϕ 1

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

[External bus mode A] Memory expansion mode and microprocessor mode

($V_{CC} = 2.7 - 5.5$ V, $V_{SS} = 0$ V, $T_a = -40$ to $+85^\circ\text{C}$, $f(XIN) = 12$ MHz (Note 1), unless otherwise noted)

Symbol	Parameter	(Note 2) Wait mode	Test conditions	Limits		Unit
				Min.	Max.	
td(An-E)	Address output delay time	No wait		20		ns
		Wait 1		182		ns
		Wait 0		20		ns
td(A-E)	Address output delay time	No wait		162		ns
		Wait 1		40		ns
		Wait 0		123		ns
th(E-An)	Address hold time	No wait		40		ns
		Wait 1		10		ns
		Wait 0		93		ns
tw(ALE)	ALE pulse width	No wait		9		ns
		Wait 1		40		ns
		Wait 0		40		ns
tsu(A-ALE)	Address output setup time	No wait		4		ns
		Wait 1		40		ns
		Wait 0		90	ns	
th(ALE-A)	Address hold time	No wait		40		ns
		Wait 1		131		ns
		Wait 0		298		ns
td(ALE-E)	ALE output delay time	No wait		10	ns	
		Wait 1		53		ns
		Wait 0		20		ns
td(E-DQ)	Data output delay time	No wait		182		ns
		Wait 1		20		ns
		Wait 0		182		ns
th(E-DQ)	Data hold time	No wait		33		ns
		Wait 1		33		ns
		Wait 0		0	30	ns
tw(EL)	\bar{E} pulse width	No wait		120		ns
		Wait 1				
		Wait 0				
tpxz(E-DZ)	Floating start delay time					
tpzx(E-DZ)	Floating release delay time					
td(BHE-E)	$\overline{\text{BHE}}$ output delay time	No wait				
		Wait 1				
		Wait 0				
td(R/W-E)	R/ \overline{W} output delay time	No wait				
		Wait 1				
		Wait 0				
th(E-BHE)	BHE hold time					
th(E-R/W)	R/W hold time					
td($E - \phi 1$)	$\phi 1$ output delay time					
td($\phi 1$ -HLDA)	HLDA output delay time					

Fig. 2

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

[External bus mode A]
Memory expansion mode and microprocessor mode

Bus timing data formulas ($V_{CC} = 2.7 - 5.5$ V, $V_{SS} = 0$ V, $T_a = -40$ to $+85$ °C, $f(XIN) = 12$ MHz (Max., Note), unless otherwise noted)

Symbol	Parameter	Wait mode	Limits		Unit
			Min.	Max.	
td(An-E)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 63		ns
		Wait 1			
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)}$ - 68		
td(A-E)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 63		ns
		Wait 1			
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)}$ - 88		
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 43		ns
tw(ALE)	ALE pulse width	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 43		ns
		Wait 1			
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)}$ - 43		
tsu(A-ALE)	Address output setup time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 73		ns
		Wait 1			
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)}$ - 73		
th(ALE-A)	Address hold time	No wait	9		ns
		Wait 1			
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 43		
td(ALE-E)	ALE output delay time	No wait	4		ns
		Wait 1			
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 43		
td(E-DQ)	Data output delay time			90	ns
th(E-DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 43		ns
tw(EL)	E pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)}$ - 35		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$ - 35		
tpxz(E-DZ)	Floating start delay time			10	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 30		ns
td(BHE-E)	BHE output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 63		ns
		Wait 1			
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)}$ - 68		
td(R/W-E)	R/W output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 63		ns
		Wait 1			
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)}$ - 68		
th(E-BHE)	BHE hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 50		ns
th(E-R/W)	R/W hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)}$ - 50		ns
td(E- φ 1)	φ 1 output delay time		0	30	ns

Notes 1. This applies when the main-clock division selection bit = "0".

2. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

[External bus mode B]**Memory expansion mode and microprocessor mode**(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, T_A = –40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note 2) Wait mode	Test conditions	Limits		Unit
				Min.	Max.	
t _d (CS–WE) t _d (CS–RDE)	Chip-select output delay time	No wait		20		ns
		Wait 1		182		ns
		Wait 0		4		ns
t _h (WE–CS) t _h (RDE–CS)	Chip-select hold time	No wait		20		ns
		Wait 1		182		ns
t _d (An–WE) t _d (An–RDE)	Address output delay time	Wait 0		20		ns
		No wait		162		ns
		Wait 1		40		ns
t _d (A–WE) t _d (A–RDE)	Address output delay time	Wait 0		40		ns
		No wait		123		ns
t _h (WE–An) t _h (RDE–An)	Address hold time	Wait 1		10		ns
		No wait		93		ns
t _w (ALE)	ALE pulse width	Wait 0		9		ns
		No wait		40		ns
		Wait 1		40		ns
t _s (A–ALE)	Address output setup time	Wait 0		123		ns
		No wait		10		ns
		Wait 1		93		ns
t _h (ALE–A)	Address hold time	Wait 0		40		ns
		No wait		40		ns
		Wait 1		4		ns
t _d (ALE–WE) t _d (ALE–RDE)	ALE output delay time	Wait 0		40		ns
		No wait		90		ns
t _d (WE–DQ)	Data output delay time			40		ns
t _h (WE–DQ)	Data hold time			131		ns
t _w (WE)	WEL/WEH pulse width	No wait		298		ns
		Wait 1		10		ns
		Wait 0		53		ns
t _{pzx} (RDE–DZ)	Floating start delay time			128		ns
t _{pzx} (RDE–DZ)	Floating release delay time			295		ns
t _w (RDE)	RDE pulse width	No wait		25		ns
		Wait 1		0		ns
		Wait 0		0	30	ns
t _d (RSMP–WE)	RSMP output delay time			120		ns
t _d (RSMP–RDE)	RSMP hold time					
t _h (φ 1–RSMP)	RSMP output delay time					
t _d (WE–φ 1)	φ 1 output delay time					
t _d (RDE–φ 1)						
t _d (φ 1–HLDA)	HLDA output delay time					

Fig. 2

Notes 1. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

[External bus mode B]**Bus timing data formulas** ($V_{CC} = 2.7 - 5.5V$, $V_{SS} = 0 V$, $T_a = -40$ to $+85^{\circ}C$, $f(XIN) = 12 \text{ MHz (Max.)}$, unless otherwise noted (Note1))


Symbol	Parameter	Wait mode	Limits		Unit
			Min.	Max.	
td(CS-WE) td(CS-RDE)	Chip-select output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
th(WE-CS) th(RDE-CS)	Chip-select hold time	Wait 0			ns
			4		
td(An-WE) td(An-RDE)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
td(A-WE) td(A-RDE)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 88$		
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
tw(ALE)	ALE pulse width	Wait 1	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		Wait 0			
tsu(A-ALE)	Address output setup time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 73$		
th(ALE-A)	Address hold time	No wait	9		ns
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
td(ALE-WE) td(ALE-RDE)	ALE output delay time	No wait	4		ns
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
td(WE-DQ)	Data output delay time			90	ns
th(WE-DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tw(WE)	WEL/WEH pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 35$		
tpxz(RDE-DZ)	Floating start delay time			10	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
tw(RDE)	RDE pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 38$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 38$		
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$		ns
		Wait 0			
th(φ1-RSMP)	RSMP hold time		0		ns
td(WE-φ1) td(RDE-φ1)	φ1 output delay time		0	30	ns

Notes 1. This applies when the main clock division selection bit = "0".


2. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".


PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

TIMING DIAGRAM


PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.




Memory expansion mode and microprocessor mode
(When wait bit = "1")



(When wait bit = "0")



(When wait bit = "1" or "0" in common)




Test conditions

- $V_{CC} = 2.7 - 5.5$ V
- Input timing voltage : $V_{IL} = 0.2$ V $_{CC}$, $V_{IH} = 0.8$ V $_{CC}$
- Output timing voltage : $V_{OL} = 0.8$ V, $V_{OH} = 2.0$ V

[External bus mode A]

Memory expansion mode and microprocessor mode
(No wait : When wait bit = "1")



Test conditions

- $V_{CC} = 2.7 - 5.5$ V
- Output timing voltage : $V_{OL} = 0.8$ V, $V_{OH} = 2.0$ V
- Data input DMIN : $V_{IL} = 0.16$ V_{CC} , $V_{IH} = 0.5$ V_{CC}

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS


M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

[External bus mode A]

Memory expansion mode and microprocessor mode

(Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)




Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input DMIN : $V_{IL} = 0.16 \text{ V}_{CC}$, $V_{IH} = 0.5 \text{ V}_{CC}$

[External bus mode A]

Memory expansion mode and microprocessor mode

(Wait 0 : The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)




Test conditions

- $V_{cc} = 2.7 - 5.5$ V
- Output timing voltage : $V_{OL} = 0.8$ V, $V_{OH} = 2.0$ V
- Data input DMIN : $V_{IL} = 0.16$ V_{cc} , $V_{IH} = 0.5$ V_{cc}

[External bus mode B]

Memory expansion and microprocessor mode
(No wait : When wait bit = "1")




Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input DMIN : $V_{IL} = 0.16 \text{ V}_{CC}$, $V_{IH} = 0.5 \text{ V}_{CC}$

[External bus mode B]

Memory expansion and microprocessor mode

(Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)




Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input D_{MIN} : $V_{IL} = 0.16 \text{ V}_{CC}$, $V_{IH} = 0.5 \text{ V}_{CC}$

[External bus mode B]

Memory expansion and microprocessor mode

(Wait 0 : The external memory are accessed when wait bit = "0" and wait selection bit = "0".)



Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input D_{MIN} : $V_{IL} = 0.16 \text{ V}_{CC}$, $V_{IH} = 0.5 \text{ V}_{CC}$

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS


M37736MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER



PACKAGE OUTLINE

100P6Q-A


EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP100-P-1414-0.50	—	—	Cu Alloy



Under Development



Plastic 100pin 14×14mm body LQFP



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A ₁	0	0.1	0.2
A ₂	—	1.4	—
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
[e]	—	0.5	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
L	0.3	0.5	0.7
L ₁	—	1.0	—
y	—	—	0.1
θ	0°	—	10°
b ₂	—	0.225	—
l ₂	1.0	—	—
M _D	—	14.4	—
M _E	—	14.4	—

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or underwater repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST		M37736MHLXXXHP Datasheet
Rev. No.	Revision Description	

Rev. No.	Revision Description			Rev. date
1.00	First Edition			970507
2.00	The following are revised:			980731
Page	Previous Version		Revised Version	
P4 P100 – P107	P100 – P107	Output port P10	I/O	
	EVL0, EVL1	—	Output	
P100 – P107	P100 – P107	I/O port P10	I/O	
	EVL0, EVL1	—	Output	
P5 Right column Line 2	The M37736MHLXXXHP has 28 powerful addressing modes. <u>Refer to the SINGLE-CHIP 16-BIT MICROCOMPUTERS DATA BOOK for the details of each addressing mode.</u> MACHINE INSTRUCTION LIST The M37736MHLXXXHP has 103 machine instructions. <u>Refer to the SINGLE-CHIP 16-BIT MICROCOMPUTERS DATA BOOK for details.</u>	The M37736MHLXXXHP has 28 powerful addressing modes. <u>Refer to the "7700 Family Software Manual" for the details.</u> MACHINE INSTRUCTION LIST The M37736MHLXXXHP has 103 machine instructions. <u>Refer to the "7700 Family Software Manual" for the details.</u>		
P9 Memory expansion mode and microprocessor mode	Previous Version			
Symbol	Parameter		Limits	Unit
			Min.	Max.
tsu(D-E)	Data input setup time (external bus mode A)		80	ns
tsu(D-RDE)	Data input setup time (external bus mode B)		80	ns
Revised Version				
Symbol	Parameter		Limits	Unit
			Min.	Max.
tsu(D-E)	Data input setup time (external bus mode A)		50	ns
tsu(D-RDE)	Data input setup time (external bus mode B)		50	ns