

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

# MITSUBISHI MICROCOMPUTERS **M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The M37736M4BXXXGP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the ROM, RAM, multiple-function timers, serial I/O, A-D converter, and others.

In the M37736M4BXXXGP, as the multiplex method of the external bus, either of 2 types can be selected.

## FEATURES


- Number of basic instructions ..... 103
- Memory size      ROM ..... 32 Kbytes
- RAM ..... 2048 bytes
- Instruction execution time
  - The fastest instruction at 25 MHz frequency ..... 160 ns
- Single power supply ..... 5 V ± 10%
- Low power dissipation (at 25 MHz frequency)
  - ..... 47.5 mW (Typ.)

- Interrupts ..... 19 types, 7 levels
- Multiple-function 16-bit timer ..... 5 + 3
- Serial I/O (UART or clock synchronous) ..... 3
- 10-bit A-D converter ..... 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output, output
  - (ports P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10)..... 84
- Clock generating circuit ..... 2 circuits built-in
- Package ..... 100-pin QFP


## APPLICATION

Control devices for general commercial equipment such as office automation, office equipment, and others.  
Control devices for general industrial equipment such as communication equipment, and others.

## PIN CONFIGURATION (TOP VIEW)



**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## FUNCTIONS OF M37736M4BXXXGP

| Parameter                    |                         | Functions  |
|------------------------------|-------------------------|--|
| Number of basic instructions |                         | 103  |
| Instruction execution time   |                         | 160 ns (the fastest instruction at external clock 25 MHz frequency)                              |
| Memory size                  | ROM                     | 32 Kbytes  |
|                              | RAM                     | 2048 bytes   |
| Input/Output ports           | P0 – P2, P4 – P8, P10   | 8-bit X 9  |
|                              | P3                      | 4-bit X 1  |
| Output port                  | P9                      | 8-bit X 1  |
| Multi-function timers        | TA0, TA1, TA2, TA3, TA4 | 16-bit X 5   |
|                              | TB0, TB1, TB2           | 16-bit X 3   |
| Serial I/O                   |                         | (UART or clock synchronous serial I/O) X 3   |
| A-D converter                |                         | 10-bit X 1 (8 channels)  |
| Watchdog timer               |                         | 12-bit X 1   |
| Interrupts                   |                         | 3 external types, 16 internal types<br>Each interrupt can be set to the priority level (0 – 7.)  |
| Clock generating circuit     |                         | 2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator) |
| Supply voltage               |                         | 5 V ± 10%  |
| Power dissipation            |                         | 47.5 mW (at external clock 25 MHz frequency)   |
| Input/Output characteristic  | Input/Output voltage    | 5 V  |
|                              | Output current          | 5 mA   |
| Memory expansion             |                         | External bus mode A; maximum 16 Mbytes,<br>External bus mode B; maximum 1 Mbytes                 |
| Operating temperature range  |                         | -20 to 85 °C   |
| Device structure             |                         | CMOS high-performance silicon gate process   |
| Package                      |                         | 100-pin plastic molded QFP (100P6S-A)  |

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## PIN DESCRIPTION

| Pin           | Name                                    | Input/Output | Functions  |
|---------------|---|--------------|--|
| Vcc,<br>Vss   | Power source                            |              | Apply 5 V ± 10% to Vcc and 0 V to Vss.   |
| CNVss         | CNVss input                             | Input        | This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.   |
| RESET         | Reset input                             | Input        | When "L" level is applied to this pin, the microcomputer enters the reset state.   |
| XIN           | Clock input                             | Input        | These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.   |
| XOUT          | Clock output                            | Output       |  |
| E             | Enable output                           | Output       | This pin functions as the enable signal output pin which indicates the access status in the internal bus. In the external bus mode B and the memory expansion mode or the microprocessor mode, this pin output signal RDE.   |
| BYTE          | External data bus width selection input | Input        | In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.   |
| BSEL          | Bus method select input                 | Input        | In the memory expansion mode or the microprocessor mode, this pin determines the external bus mode. The bus mode becomes the external bus mode A when "H" signal is input, and the external bus mode B when "L" signal is input.   |
| AVcc,<br>AVss | Analog power source input               |              | Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.  |
| VREF          | Reference voltage input                 | Input        | This is reference voltage input pin for the A-D converter.   |
| P00 – P07     | I/O port P0                             | I/O          | In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset. In the memory expansion mode or the microprocessor mode, these pins output address (A0 – A7) at the external bus mode A, and these pins output signals CS <sub>0</sub> – CS <sub>4</sub> and RSMP, and addresses (A <sub>16</sub> , A <sub>17</sub> ) at the external bus mode B. |
| P10 – P17     | I/O port P1                             | I/O          | In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D <sub>8</sub> – D <sub>15</sub> ) is input/output or an address (A <sub>8</sub> – A <sub>15</sub> ) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A <sub>8</sub> – A <sub>15</sub> ) is output.               |
| P20 – P27     | I/O port P2                             | I/O          | In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D <sub>0</sub> – D <sub>7</sub> ) is input/output or an address is output. When using the external bus mode A, the address is A <sub>16</sub> – A <sub>23</sub> . When using the external bus mode B, the address is A <sub>0</sub> – A <sub>7</sub> .  |
| P30 – P33     | I/O port P3                             | I/O          | In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, R/W, BHE, ALE, and HLDA signals are output at the external bus mode A, and WEL, WEH, ALE, and HLDA signals are output at the external bus mode B.  |
| P40 – P47     | I/O port P4                             | I/O          | In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P40, P41 and P42 become HOLD and RDY input pins, and a clock φ1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P42 can be selected as an I/O port.   |
| P50 – P57     | I/O port P5                             | I/O          | In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3.   |
| P60 – P67     | I/O port P6                             | I/O          | In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input (INT <sub>0</sub> – INT <sub>2</sub> ) and input pins for timers B0 to B2. P67 also functions as sub-clock φSUB output pin.  |
| P70 – P77     | I/O port P7                             | I/O          | In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. Additionally, P76 and P77 have the function as the output pin (X <sub>COUT</sub> ) and the input pin (X <sub>CIN</sub> ) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the X <sub>COUT</sub> and X <sub>CIN</sub> pins, connect a resonator or an oscillator between the both.                               |
| P80 – P87     | I/O port P8                             | I/O          | In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.   |
| P90 – P97     | Output port P9                          | Output       | Port P9 is an 8-bit I/O port. These ports are floating when reset. When writing to the port latch, these ports become the output mode. P90 – P93 also function as I/O port for UART 2.   |
| P100 – P107   | I/O port P10                            | I/O          | In addition to having the same functions as port P0 in the single-chip mode, P104 – P107 also function as input pins for key input interrupt input (K <sub>10</sub> – K <sub>13</sub> ).   |
| EVL0, EVL1    | —                                       | Output       | These pins should be left open.  |

## BASIC FUNCTION BLOCKS

The M37736M4BXXXGP has the same functions as the M37736MHBXXXGP except for the memory allocation and the ROM area modification function.

Refer to the section on the M37736MHBXXXGP.

## MEMORY

The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 016 to FFFFFFFF16. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 016 to FF16.

However, banks 1016 – FF16 cannot be accessed in the external bus mode B.

Built-in ROM, RAM and control registers for internal peripheral devices are assigned to bank 016.

The 32-Kbyte area from addresses 800016 to FFFF16 is the built-in ROM. Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Refer to the section on interrupts for details.

The 2048-byte area allocated to addresses from 8016 to 87F16 is the

built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts.

Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 016 to 7F16.

Additionally, the internal ROM area can be modified by software. Refer to the section on ROM area modification function for details.

A 256-byte direct page area can be allocated anywhere in bank 016 by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced.




Fig. 1 Memory map

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

| Address (Hexadecimal notation)                    | Address (Hexadecimal notation)                                |
|---|---|
| 000000  |   |
| 000001  |   |
| 000002 Port P0 register                           | 000040 Count start flag                                       |
| 000003 Port P1 register                           | 000041  |
| 000004 Port P0 direction register                 | 000042 One-shot start flag                                    |
| 000005 Port P1 direction register                 | 000043  |
| 000006 Port P2 register                           | 000044 Up-down flag   |
| 000007 Port P3 register                           | 000045  |
| 000008 Port P2 direction register                 | 000046  |
| 000009 Port P3 direction register                 | 000047 Timer A0 register                                      |
| 00000A Port P4 register                           | 000048  |
| 00000B Port P5 register                           | 000049 Timer A1 register                                      |
| 00000C Port P4 direction register                 | 00004A  |
| 00000D Port P5 direction register                 | 00004B Timer A2 register                                      |
| 00000E Port P6 register                           | 00004C  |
| 00000F Port P7 register                           | 00004D Timer A3 register                                      |
| 000010 Port P6 direction register                 | 00004E  |
| 000011 Port P7 direction register                 | 00004F Timer A4 register                                      |
| 000012 Port P8 register                           | 000050  |
| 000013 Port P9 register                           | 000051 Timer B0 register                                      |
| 000014 Port P8 direction register                 | 000052  |
| 000015  | 000053 Timer B1 register                                      |
| 000016 Port P10 register                          | 000054 Timer B2 register                                      |
| 000017  | 000055  |
| 000018 Port P10 direction register                | 000056 Timer A0 mode register                                 |
| 000019  | 000057 Timer A1 mode register                                 |
| 00001A  | 000058 Timer A2 mode register                                 |
| 00001B  | 000059 Timer A3 mode register                                 |
| 00001C Reserved area (Note)                       | 00005A Timer A4 mode register                                 |
| 00001D Reserved area (Note)                       | 00005B Timer B0 mode register                                 |
| 00001E A-D control register 0                     | 00005C Timer B1 mode register                                 |
| 00001F A-D control register 1                     | 00005D Timer B2 mode register                                 |
| 000020 A-D register 0                             | 00005E Processor mode register 0                              |
| 000021  | 00005F Processor mode register 1                              |
| 000022 A-D register 1                             | 000060 Watchdog timer register                                |
| 000023  | 000061 Watchdog timer frequency selection flag                |
| 000024 A-D register 2                             | 000062 Reserved area (Note)                                   |
| 000025  | 000063 Memory allocation control register                     |
| 000026 A-D register 3                             | 000064 UART 2 transmit/receive mode register                  |
| 000027  | 000065 UART 2 baud rate register (BRG2)                       |
| 000028 A-D register 4                             | 000066  |
| 000029  | 000067 UART 2 transmission buffer register                    |
| 00002A A-D register 5                             | 000068 UART 2 transmit/receive control register 0             |
| 00002B  | 000069 UART 2 transmit/receive control register 1             |
| 00002C A-D register 6                             | 00006A  |
| 00002D  | 00006B UART 2 receive buffer register                         |
| 00002E A-D register 7                             | 00006C Oscillation circuit control register 0                 |
| 00002F  | 00006D Port function control register                         |
| 000030 UART 0 transmit/receive mode register      | 00006E Serial transmit control register                       |
| 000031 UART 0 baud rate register (BRG0)           | 00006F Oscillation circuit control register 1                 |
| 000032  | 000070 A/DUART 2 trans./rece. interrupt control register      |
| 000033 UART 0 transmission buffer register        | 000071 UART 0 transmission interrupt control register         |
| 000034  | 000072 UART 0 receive interrupt control register              |
| 000035 UART 0 transmit/receive control register 0 | 000073 UART 1 transmission interrupt control register         |
| 000036 UART 0 transmit/receive control register 1 | 000074  |
| 000037  | 000075 Timer A0 interrupt control register                    |
| 000038 UART 0 receive buffer register             | 000076 Timer A1 interrupt control register                    |
| 000039  | 000077 Timer A2 interrupt control register                    |
| 00003A  | 000078 Timer A3 interrupt control register                    |
| 00003B  | 000079 Timer A4 interrupt control register                    |
| 00003C  | 00007A Timer B0 interrupt control register                    |
| 00003D  | 00007B Timer B1 interrupt control register                    |
| 00003E  | 00007C Timer B2 interrupt control register                    |
| 00003F  | 00007D INT <sub>0</sub> interrupt control register            |
|   | 00007E INT <sub>1</sub> interrupt control register            |
|   | 00007F INT <sub>2</sub> /Key input interrupt control register |

Note. Do not write to this address.

Fig. 2 Location of internal peripheral devices and interrupt control registers

## ROM AREA MODIFICATION FUNCTION

The internal ROM size and its address area of the M37736M4BXXXGP can be modified by the memory allocation control register's bit 0 shown in Figure 3.

Figure 5 shows the memory allocation in which the internal ROM size and its address area are modified.

Make sure to write data in the memory allocation control register as the flow shown in Figure 4.

This ROM area modification function is valid in memory expansion mode and single-chip mode.

Table 1 shows the relationship between memory allocation selection

bits and address corresponding to chip-select signals  $\overline{CS}_0$  and  $\overline{CS}_1$  in the external bus mode B.

When ordering a mask ROM, Mitsubishi Electric corp. produces the mask ROM using the data within 32 Kbytes (addresses  $008000_{16}$  –  $00FFFF_{16}$ ). It is regardless of the selected ROM size (refer to MASK ROM ORDER CONFIRMATION FORM.) Therefore, program "FF<sub>16</sub>" to the addresses out of the selected ROM area in the EPROM which you tender when ordering a mask ROM.

Address  $00FFFF_{16}$  of this microcomputer corresponds to the lowest address of the EPROM which you tender.




Fig. 3 Bit configuration of memory allocation control register




Fig. 4 How to write data in memory allocation control register

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Fig. 5 Memory allocation (modification of internal ROM area by memory allocation selection bit)

Table 1. Relationship between memory allocation selection bits and addresses corresponding to chip-select signals  $\overline{CS_0}$  and  $\overline{CS_1}$  in external bus mode B

| Memory allocation select bit<br>ML0 | Internal ROM area   | Access address      |  |
|-------------------------------------|---------------------|---------------------|--|
|                                     |                     | $\overline{CS_0}$   | $\overline{CS_1}$                          |
| 0                                   | 00800016 – 00FFFF16 | 00088016 – 007FFF16 | 01000016 – 03FFFF16                        |
| 1                                   | 00C00016 – 00FFFF16 | 00088016 – 007FFF16 | 00800016 – 00BFFF16<br>01000016 – 03FFFF16 |

## ADDRESSING MODES

The M37736M4BXXXGP has 28 powerful addressing modes. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.

## MACHINE INSTRUCTION LIST

The M37736M4BXXXGP has 103 machine instructions. Refer to the

MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.

## DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M37736M4BXXXGP mask ROM order confirmation form
- (2) 100P6S mark specification form
- (3) ROM data (EPROM 3 sets)

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter  | Conditions | Ratings           | Unit |
|--------|--|------------|-------------------|------|
| Vcc    | Power source voltage   |            | -0.3 to +7        | V    |
| AVcc   | Analog power source voltage  |            | -0.3 to +7        | V    |
| Vi     | Input voltage RESET, CNVss, BYTE   |            | -0.3 to +12       | V    |
| Vi     | Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, VREF, XIN, BSEL |            | -0.3 to Vcc + 0.3 | V    |
| Vo     | Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107, XOUT, E        |            | -0.3 to Vcc + 0.3 | V    |
| Pd     | Power dissipation  | Ta = 25 °C | 300               | mW   |
| Topr   | Operating temperature  |            | -20 to +85        | °C   |
| Tstg   | Storage temperature  |            | -40 to +150       | °C   |

## RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V ± 10%, Ta = -20 to +85 °C, unless otherwise noted)

| Symbol    | Parameter  | Limits                                 |        |         | Unit |
|-----------|--|--|--------|---------|------|
|           |  | Min.                                   | Typ.   | Max.    |      |
| Vcc       | Power source voltage   | f(XIN) : Operating                     | 4.5    | 5.0     | 5.5  |
|           |  | f(XIN) : Stopped, f(XCIN) = 32.768 kHz | 2.7    |         | 5.5  |
| AVcc      | Analog power source voltage  |  | Vcc    |         | V    |
| Vss       | Power source voltage   |  | 0      |         | V    |
| AVss      | Analog power source voltage  |  | 0      |         | V    |
| VIH       | High-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, XIN, RESET, CNVss, BYTE, BSEL, XCIN (Note 3) | 0.8 Vcc                                |        | Vcc     | V    |
| VIH       | High-level input voltage P10 – P17, P20 – P27 (in single-chip mode)  | 0.8 Vcc                                |        | Vcc     | V    |
| VIH       | High-level input voltage P10 – P17, P20 – P27<br>(in memory expansion mode and microprocessor mode)  | 0.5 Vcc                                |        | Vcc     | V    |
| VIL       | Low-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, XIN, RESET, CNVss, BYTE, BSEL, XCIN (Note 3)  | 0                                      |        | 0.2Vcc  | V    |
| VIL       | Low-level input voltage P10 – P17, P20 – P27 (in single-chip mode)   | 0                                      |        | 0.2Vcc  | V    |
| VIL       | Low-level input voltage P10 – P17, P20 – P27<br>(in memory expansion mode and microprocessor mode)   | 0                                      |        | 0.16Vcc | V    |
| IOH(peak) | High-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107                   |  |        | -10     | mA   |
| IOH(avg)  | High-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107                |  |        | -5      | mA   |
| IOL(peak) | Low-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107                    |  |        | 10      | mA   |
| IOL(peak) | Low-level peak output current P44 – P47, P100 – P103   |  |        | 20      | mA   |
| IOL(avg)  | Low-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107                 |  |        | 5       | mA   |
| IOL(avg)  | Low-level average output current P44 – P47, P100 – P103  |  |        | 15      | mA   |
| f(XIN)    | Main-clock oscillation frequency (Note 4)  |  |        | 25      | MHz  |
| f(XCIN)   | Sub-clock oscillation frequency  |  | 32.768 | 50      | kHz  |

**Notes** 1. Average output current is the average value of a 100 ms interval.

2. The sum of IOL(peak) for ports P0, P1, P2, P3, P8, and P9 must be 80 mA or less, the sum of IOH(peak) for ports P0, P1, P2, P3, P8, and P9 must be 80 mA or less, the sum of IOL(peak) for ports P4, P5, P6, P7, and P10 must be 100 mA or less, and the sum of IOH(peak) for ports P4, P5, P6, P7, and P10 must be 80 mA or less.
3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
4. The maximum value of f(XIN) = 12.5 MHz when the main clock division selection bit = "1".

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } 85^\circ\text{C}$ ,  $f(X_{IN}) = 25 \text{ MHz}$ , unless otherwise noted)

| Symbol            | Parameter  | Test conditions  | Limits     |      |             | Unit          |
|-------------------|--|--|------------|------|-------------|---------------|
|                   |  |  | Min.       | Typ. | Max.        |               |
| $V_{OH}$          | High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P97, P100 – P107  | $I_{OH} = -10 \text{ mA}$                                | 3          |      |             | V             |
| $V_{OH}$          | High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33   | $I_{OH} = -400 \mu\text{A}$                              | 4.7        |      |             | V             |
| $V_{OH}$          | High-level output voltage P30 – P32  | $I_{OH} = -10 \text{ mA}$<br>$I_{CH} = -400 \mu\text{A}$ | 3.1<br>4.8 |      |             | V             |
| $V_{OH}$          | High-level output voltage $\bar{E}$  | $I_{OH} = -10 \text{ mA}$<br>$I_{OH} = -400 \mu\text{A}$ | 3.4<br>4.8 |      |             | V             |
| $V_{OL}$          | Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P43, P50 – P57, P60 – P67, P70 – P75, P80 – P87, P90 – P97, P104 – P107   | $I_{OL} = 10 \text{ mA}$                                 |            |      | 2           | V             |
| $V_{OL}$          | Low-level output voltage P44 – P47, P100 – P103  | $I_{OL} = 20 \text{ mA}$                                 |            |      | 2           | V             |
| $V_{OL}$          | Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33  | $I_{OL} = 2 \text{ mA}$                                  |            |      | 0.45        | V             |
| $V_{OL}$          | Low-level output voltage P30 – P32   | $I_{OL} = 10 \text{ mA}$<br>$I_{OL} = 2 \text{ mA}$      |            |      | 1.9<br>0.43 | V             |
| $V_{OL}$          | Low-level output voltage $\bar{E}$   | $I_{OL} = 10 \text{ mA}$<br>$I_{OL} = 2 \text{ mA}$      |            |      | 1.6<br>0.4  | V             |
| $V_{T+} - V_{T-}$ | Hysteresis HOLD, RDY, TA0IN – TA4IN, TB0IN – TB2IN, INT0 – INT2, AD <sub>TRG</sub> , CTS <sub>0</sub> , CTS <sub>1</sub> , CTS <sub>2</sub> , CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , KI <sub>0</sub> – KI <sub>3</sub> |  |            | 0.4  | 1           | V             |
| $V_{T+} - V_{T-}$ | Hysteresis RESET   |  |            | 0.2  | 0.5         | V             |
| $V_{T+} - V_{T-}$ | Hysteresis XIN   |  |            | 0.1  | 0.4         | V             |
| $V_{T+} - V_{T-}$ | Hysteresis XCIN (When external clock is input)   |  |            | 0.1  | 0.4         | V             |
| $I_{IH}$          | High-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P107, XIN, RESET, CNVss, BYTE, BSEL  | $V_I = 5 \text{ V}$                                      |            |      | 5           | $\mu\text{A}$ |
| $I_{IL}$          | Low-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60, P61, P65 – P67, P70 – P77, P80 – P87, P90 – P92, P100 – P103, XIN, RESET, CNVss, BYTE, BSEL   | $V_I = 0 \text{ V}$                                      |            |      | -5          | $\mu\text{A}$ |
| $I_{IL}$          | Low-level input current P104 – P107, P62 – P64   | $V_I = 0 \text{ V}$ , without a pull-up transistor       |            |      | -5          | $\mu\text{A}$ |
|                   |  | $V_I = 0 \text{ V}$ , with a pull-up transistor          | -0.25      | -0.5 | -1.0        | mA            |
| $V_{RAM}$         | RAM hold voltage   | When clock is stopped.                                   | 2          |      |             | V             |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

### ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5 V, V<sub>SS</sub> = 0 V, T<sub>A</sub> = -20 to 85 °C, unless otherwise noted)

| Symbol          | Parameter            | Test conditions   | Limits |      |      | Unit |
|-----------------|----------------------|---|--------|------|------|------|
|                 |                      |   | Min.   | Typ. | Max. |      |
| I <sub>CC</sub> | Power source current | V <sub>CC</sub> = 5 V,<br>f(X <sub>IN</sub> ) = 25 MHz (square waveform),<br>f(f <sub>2</sub> ) = 12.5 MHz,<br>f(X <sub>CIN</sub> ) = 32.768 kHz,<br>in operating (Note 1)  |        | 9.5  | 19   | mA   |
|                 |                      | V <sub>CC</sub> = 5 V,<br>f(X <sub>IN</sub> ) = 25 MHz (square waveform),<br>(f(f <sub>2</sub> ) = 1.5625 MHz),<br>f(X <sub>CIN</sub> ) = Stopped,<br>in operating (Note 1) |        | 1.3  | 2.6  | mA   |
|                 |                      | V <sub>CC</sub> = 5 V,<br>f(X <sub>IN</sub> ) = 25 MHz (square waveform),<br>f(X <sub>CIN</sub> ) = 32.768 kHz,<br>when a WIT instruction is executed (Note 2)              |        | 10   | 20   | μA   |
|                 |                      | V <sub>CC</sub> = 5 V,<br>f(X <sub>IN</sub> ) : Stopped,<br>f(X <sub>CIN</sub> ) : 32.768 kHz,<br>in operating (Note 3)   |        | 50   | 100  | μA   |
|                 |                      | V <sub>CC</sub> = 5 V,<br>f(X <sub>IN</sub> ) : Stopped,<br>f(X <sub>CIN</sub> ) : 32.768 kHz,<br>when a WIT instruction is executed (Note 4)                               |        | 5    | 10   | μA   |
|                 |                      | T <sub>A</sub> = 25 °C,<br>when clock is stopped  |        |      | 1    | μA   |
|                 |                      | T <sub>A</sub> = 85 °C,<br>when clock is stopped  |        |      | 20   | μA   |

- Notes**
1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".
  2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
  3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
  4. This applies when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1".

### A-D CONVERTER CHARACTERISTICS

(V<sub>CC</sub> = AV<sub>CC</sub> = 5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V, T<sub>A</sub> = -20 to 85 °C, f(X<sub>IN</sub>) = 25 MHz (Note), unless otherwise noted)

| Symbol              | Parameter            | Test conditions                    | Limits |      |                  | Unit |
|---------------------|----------------------|------------------------------------|--------|------|------------------|------|
|                     |                      |                                    | Min.   | Typ. | Max.             |      |
| —                   | Resolution           | V <sub>REF</sub> = V <sub>CC</sub> |        |      | 10               | Bits |
| —                   | Absolute accuracy    | V <sub>REF</sub> = V <sub>CC</sub> |        |      | ± 3              | LSB  |
| R <sub>LADDER</sub> | Ladder resistance    | V <sub>REF</sub> = V <sub>CC</sub> | 10     |      | 25               | kΩ   |
| t <sub>CONV</sub>   | Conversion time      |                                    | 9.44   |      |                  | μs   |
| V <sub>REF</sub>    | Reference voltage    |                                    | 2      |      | V <sub>CC</sub>  | V    |
| V <sub>IA</sub>     | Analog input voltage |                                    | 0      |      | V <sub>REF</sub> | V    |

**Note.** This applies when the main clock division selection bit = "0" and f(f<sub>2</sub>) = 12.5 MHz.

## TIMING REQUIREMENTS ( $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ , $T_a = -20 \text{ to } 85^\circ\text{C}$ , $f(X_{IN}) = 25 \text{ MHz}$ , unless otherwise noted (Note))

Notes 1. This applies when the main clock division selection bit = "0" and  $f(f_2) = 12.5 \text{ MHz}$ .

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

### External clock input

| Symbol     | Parameter  | Limits |      | Unit |
|------------|--|--------|------|------|
|            |  | Min.   | Max. |      |
| $t_c$      | External clock input cycle time (Note 3)             | 40     |      | ns   |
| $t_{w(H)}$ | External clock input high-level pulse width (Note 4) | 15     |      | ns   |
| $t_{w(L)}$ | External clock input low-level pulse width (Note 4)  | 15     |      | ns   |
| $t_r$      | External clock rise time                             |        | 8    | ns   |
| $t_f$      | External clock fall time                             |        | 8    | ns   |

Notes 3. When the main clock division selection bit = "1", the minimum value of  $t_c = 80 \text{ ns}$ .

4. When the main clock division selection bit = "1", values of  $t_{w(H)} / t_c$  and  $t_{w(L)} / t_c$  must be set to values from 0.45 through 0.55.

### Single-chip mode

| Symbol           | Parameter                 | Limits |      | Unit |
|------------------|---------------------------|--------|------|------|
|                  |                           | Min.   | Max. |      |
| $t_{su(P0D-E)}$  | Port P0 input setup time  | 60     |      | ns   |
| $t_{su(P1D-E)}$  | Port P1 input setup time  | 60     |      | ns   |
| $t_{su(P2D-E)}$  | Port P2 input setup time  | 60     |      | ns   |
| $t_{su(P3D-E)}$  | Port P3 input setup time  | 60     |      | ns   |
| $t_{su(P4D-E)}$  | Port P4 input setup time  | 60     |      | ns   |
| $t_{su(P5D-E)}$  | Port P5 input setup time  | 60     |      | ns   |
| $t_{su(P6D-E)}$  | Port P6 input setup time  | 60     |      | ns   |
| $t_{su(P7D-E)}$  | Port P7 input setup time  | 60     |      | ns   |
| $t_{su(P8D-E)}$  | Port P8 input setup time  | 60     |      | ns   |
| $t_{su(P10D-E)}$ | Port P10 input setup time | 60     |      | ns   |
| $t_{h(E-P0D)}$   | Port P0 input hold time   | 0      |      | ns   |
| $t_{h(E-P1D)}$   | Port P1 input hold time   | 0      |      | ns   |
| $t_{h(E-P2D)}$   | Port P2 input hold time   | 0      |      | ns   |
| $t_{h(E-P3D)}$   | Port P3 input hold time   | 0      |      | ns   |
| $t_{h(E-P4D)}$   | Port P4 input hold time   | 0      |      | ns   |
| $t_{h(E-P5D)}$   | Port P5 input hold time   | 0      |      | ns   |
| $t_{h(E-P6D)}$   | Port P6 input hold time   | 0      |      | ns   |
| $t_{h(E-P7D)}$   | Port P7 input hold time   | 0      |      | ns   |
| $t_{h(E-P8D)}$   | Port P8 input hold time   | 0      |      | ns   |
| $t_{h(E-P10D)}$  | Port P10 input hold time  | 0      |      | ns   |

### Memory expansion mode and microprocessor mode

| Symbol               | Parameter                                   | Limits |      | Unit |
|----------------------|---|--------|------|------|
|                      |   | Min.   | Max. |      |
| $t_{su(D-E)}$        | Data input setup time (external bus mode A) | 32     |      | ns   |
| $t_{su(D-RDE)}$      | Data input setup time (external bus mode B) | 32     |      | ns   |
| $t_{su(RDY-\phi1)}$  | RDY input setup time                        | 55     |      | ns   |
| $t_{su(HOLD-\phi1)}$ | HOLD input setup time                       | 55     |      | ns   |
| $t_{h(E-D)}$         | Data input hold time (external bus mode A)  | 0      |      | ns   |
| $t_{h(RDE-D)}$       | Data input hold time (external bus mode B)  | 0      |      | ns   |
| $t_{h(\phi1-RDY)}$   | RDY input hold time                         | 0      |      | ns   |
| $t_{h(\phi1-HOLD)}$  | HOLD input hold time                        | 0      |      | ns   |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

**Timer A input** (Count input in event counter mode)

| Symbol  | parameter                          | Limits |      | Unit |
|---------|------------------------------------|--------|------|------|
|         |                                    | Min.   | Max. |      |
| tc(TA)  | TAiIN input cycle time             | 80     |      | ns   |
| tw(TAH) | TAiIN input high-level pulse width | 40     |      | ns   |
| tw(TAL) | TAiIN input low-level pulse width  | 40     |      | ns   |

**Timer A input** (Gating input in timer mode)

| Symbol  | parameter                                 | Limits |      | Unit |
|---------|---|--------|------|------|
|         |   | Min.   | Max. |      |
| tc(TA)  | TAiIN input cycle time (Note)             | 320    |      | ns   |
| tw(TAH) | TAiIN input high-level pulse width (Note) | 160    |      | ns   |
| tw(TAL) | TAiIN input low-level pulse width (Note)  | 160    |      | ns   |

**Note.** Limits change depending on f(XIN). Refer to "DATA FORMULAS".

**Timer A input** (External trigger input in one-shot pulse mode)

| Symbol  | parameter                          | Limits |      | Unit |
|---------|------------------------------------|--------|------|------|
|         |                                    | Min.   | Max. |      |
| tc(TA)  | TAiIN input cycle time (Note)      | 320    |      | ns   |
| tw(TAH) | TAiIN input high-level pulse width | 80     |      | ns   |
| tw(TAL) | TAiIN input low-level pulse width  | 80     |      | ns   |

**Note.** Limits change depending on f(XIN). Refer to "DATA FORMULAS".

**Timer A input** (External trigger input in pulse width modulation mode)

| Symbol  | parameter                          | Limits |      | Unit |
|---------|------------------------------------|--------|------|------|
|         |                                    | Min.   | Max. |      |
| tw(TAH) | TAiIN input high-level pulse width | 80     |      | ns   |
| tw(TAL) | TAiIN input low-level pulse width  | 80     |      | ns   |

**Timer A input** (Up-down input in event counter mode)

| Symbol      | parameter                           | Limits |      | Unit |
|-------------|-------------------------------------|--------|------|------|
|             |                                     | Min.   | Max. |      |
| tc(UP)      | TAiOUT input cycle time             | 2000   |      | ns   |
| tw(UPH)     | TAiOUT input high-level pulse width | 1000   |      | ns   |
| tw(UPL)     | TAiOUT input low-level pulse width  | 1000   |      | ns   |
| tsu(UP-TIN) | TAiOUT input setup time             | 400    |      | ns   |
| th(TIN-UP)  | TAiOUT input hold time              | 400    |      | ns   |

**Timer A input** (Two-phase pulse input in event counter mode)

| Symbol            | parameter               | Limits |      | Unit |
|-------------------|-------------------------|--------|------|------|
|                   |                         | Min.   | Max. |      |
| tc(TA)            | TAjIN input cycle time  | 800    |      | ns   |
| tsu(TAjIN-TAjOUT) | TAjIN input setup time  | 200    |      | ns   |
| tsu(TAjOUT-TAjIN) | TAjOUT input setup time | 200    |      | ns   |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

### Timer B input (Count input in event counter mode)

| Symbol  | Parameter  | Limits |      | Unit |
|---------|--|--------|------|------|
|         |  | Min.   | Max. |      |
| tc(TB)  | TBiN input cycle time (one edge count)               | 80     |      | ns   |
| tw(TBH) | TBiN input high-level pulse width (one edge count)   | 40     |      | ns   |
| tw(TBL) | TBiN input low-level pulse width (one edge count)    | 40     |      | ns   |
| tc(TB)  | TBiN input cycle time (both edges count)             | 160    |      | ns   |
| tw(TBH) | TBiN input high-level pulse width (both edges count) | 80     |      | ns   |
| tw(TBL) | TBiN input low-level pulse width (both edges count)  | 80     |      | ns   |

### Timer B input (Pulse period measurement mode)

| Symbol  | Parameter                                | Limits |      | Unit |
|---------|--|--------|------|------|
|         |  | Min.   | Max. |      |
| tc(TB)  | TBiN input cycle time (Note)             | 320    |      | ns   |
| tw(TBH) | TBiN input high-level pulse width (Note) | 160    |      | ns   |
| tw(TBL) | TBiN input low-level pulse width (Note)  | 160    |      | ns   |

**Note.** Limits change depending on f(XIN). Refer to "DATA FORMULAS".

### Timer B input (Pulse width measurement mode)

| Symbol  | Parameter                                | Limits |      | Unit |
|---------|--|--------|------|------|
|         |  | Min.   | Max. |      |
| tc(TB)  | TBiN input cycle time (Note)             | 320    |      | ns   |
| tw(TBH) | TBiN input high-level pulse width (Note) | 160    |      | ns   |
| tw(TBL) | TBiN input low-level pulse width (Note)  | 160    |      | ns   |

**Note.** Limits change depending on f(XIN). Refer to "DATA FORMULAS".

### A-D trigger input

| Symbol  | Parameter  | Limits |      | Unit |
|---------|--|--------|------|------|
|         |  | Min.   | Max. |      |
| tc(AD)  | AD <sub>TRG</sub> input cycle time (minimum allowable trigger) | 1000   |      | ns   |
| tw(ADL) | AD <sub>TRG</sub> input low-level pulse width                  | 125    |      | ns   |

### Serial I/O

| Symbol   | Parameter                                     | Limits |      | Unit |
|----------|---|--------|------|------|
|          |   | Min.   | Max. |      |
| tc(CK)   | CLK <sub>i</sub> input cycle time             | 200    |      | ns   |
| tw(CKH)  | CLK <sub>i</sub> input high-level pulse width | 100    |      | ns   |
| tw(CKL)  | CLK <sub>i</sub> input low-level pulse width  | 100    |      | ns   |
| td(C-Q)  | TxD <sub>i</sub> output delay time            |        | 80   | ns   |
| th(C-Q)  | TxD <sub>i</sub> hold time                    | 0      |      | ns   |
| tsu(D-C) | RxD <sub>i</sub> input setup time             | 30     |      | ns   |
| th(C-D)  | RxD <sub>i</sub> input hold time              | 90     |      | ns   |

### External interrupt INT<sub>i</sub> input, key input interrupt K<sub>i</sub> input

| Symbol  | Parameter                                     | Limits |      | Unit |
|---------|---|--------|------|------|
|         |   | Min.   | Max. |      |
| tw(INH) | INT <sub>i</sub> input high-level pulse width | 250    |      | ns   |
| tw(INL) | INT <sub>i</sub> input low-level pulse width  | 250    |      | ns   |
| tw(KIL) | K <sub>i</sub> input low-level pulse width    | 250    |      | ns   |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## DATA FORMULAS

### Timer A input (Gating input in timer mode)

| Symbol  | Parameter                          | Limits                              |      | Unit |
|---------|------------------------------------|-------------------------------------|------|------|
|         |                                    | Min.                                | Max. |      |
| tc(TA)  | TAiIN input cycle time             | $8 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |
| tw(TAH) | TAiIN input high-level pulse width | $4 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |
| tw(TAL) | TAiIN input low-level pulse width  | $4 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |

### Timer A input (External trigger input in one-shot pulse mode)

| Symbol | Parameter              | Limits                              |      | Unit |
|--------|------------------------|-------------------------------------|------|------|
|        |                        | Min.                                | Max. |      |
| tc(TA) | TAiIN input cycle time | $8 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |

### Timer B input (In pulse period measurement mode or pulse width measurement mode)

| Symbol  | Parameter                          | Limits                              |      | Unit |
|---------|------------------------------------|-------------------------------------|------|------|
|         |                                    | Min.                                | Max. |      |
| tc(TB)  | TBiIN input cycle time             | $8 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |
| tw(TBH) | TBiIN input high-level pulse width | $4 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |
| tw(TBL) | TBiIN input low-level pulse width  | $4 \times 10^9$<br>$2 \cdot f(f_2)$ |      | ns   |

**Note.**  $f(f_2)$  represents the clock  $f_2$  frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85^\circ C$ ,  $f(XIN) = 25$  MHz (Note), unless otherwise noted)

| Symbol       | Parameter                       | Test conditions | Limits |      | Unit |
|--------------|---------------------------------|-----------------|--------|------|------|
|              |                                 |                 | Min.   | Max. |      |
| $td(E-P0Q)$  | Port P0 data output delay time  | Fig. 6          |        | 80   | ns   |
| $td(E-P1Q)$  | Port P1 data output delay time  |                 |        | 80   | ns   |
| $td(E-P2Q)$  | Port P2 data output delay time  |                 |        | 80   | ns   |
| $td(E-P3Q)$  | Port P3 data output delay time  |                 |        | 80   | ns   |
| $td(E-P4Q)$  | Port P4 data output delay time  |                 |        | 80   | ns   |
| $td(E-P5Q)$  | Port P5 data output delay time  |                 |        | 80   | ns   |
| $td(E-P6Q)$  | Port P6 data output delay time  |                 |        | 80   | ns   |
| $td(E-P7Q)$  | Port P7 data output delay time  |                 |        | 80   | ns   |
| $td(E-P8Q)$  | Port P8 data output delay time  |                 |        | 80   | ns   |
| $td(E-P9Q)$  | Port P9 data output delay time  |                 |        | 80   | ns   |
| $td(E-P10Q)$ | Port P10 data output delay time |                 |        | 80   | ns   |

**Note.** This applies when the main clock division selection bit = "0" and  $f(f_2) = 12.5$  MHz.




Fig. 6 Measuring circuit for ports P0 – P10 and  $\phi_1$

**[External bus mode A]**

**Memory expansion mode and microprocessor mode**

( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ ,  $f(X_{IN}) = 25 \text{ MHz}$  (Note 1), unless otherwise noted)

| Symbol              | Parameter                      | (Note 2)<br>Wait mode | Test<br>conditions | Limits |      | Unit |
|---------------------|--------------------------------|-----------------------|--------------------|--------|------|------|
|                     |                                |                       |                    | Min.   | Max. |      |
| td(An-E)            | Address output delay time      | No wait               |                    | 12     |      | ns   |
|                     |                                | Wait 1                |                    |        |      |      |
|                     |                                | Wait 0                |                    | 87     |      | ns   |
|                     |                                | No wait               |                    | 12     |      | ns   |
| td(A-E)             | Address output delay time      | Wait 1                |                    | 75     |      | ns   |
|                     |                                | Wait 0                |                    | 18     |      | ns   |
|                     |                                | No wait               |                    | 22     |      | ns   |
| th(E-An)            | Address hold time              | Wait 1                |                    | 57     |      | ns   |
|                     |                                | Wait 0                |                    | 5      |      | ns   |
|                     |                                | No wait               |                    | 45     |      | ns   |
| tw(ALE)             | ALE pulse width                | Wait 1                |                    | 9      |      | ns   |
|                     |                                | Wait 0                |                    | 15     |      | ns   |
|                     |                                | No wait               |                    | 4      |      | ns   |
| tsu(A-ALE)          | Address output setup time      | Wait 1                |                    | 10     |      | ns   |
|                     |                                | Wait 0                |                    | 45     |      | ns   |
|                     |                                | No wait               |                    | 18     |      | ns   |
| th(ALE-A)           | Address hold time              | Wait 1                |                    | 50     |      | ns   |
|                     |                                | Wait 0                |                    | 130    |      | ns   |
|                     |                                | No wait               |                    | 5      |      | ns   |
| td(ALE-E)           | ALE output delay time          | Wait 1                |                    | 20     |      | ns   |
|                     |                                | Wait 0                |                    | 12     |      | ns   |
| td(E-DQ)            | Data output delay time         | No wait               |                    | 87     |      | ns   |
| th(E-DQ)            | Data hold delay time           | Wait 1                |                    | 12     |      | ns   |
| tw(EL)              | $\bar{E}$ pulse width          | Wait 0                |                    | 87     |      | ns   |
|                     |                                | No wait               |                    | 18     |      | ns   |
| tpxz(E-DZ)          | Floating start delay time      | Wait 1                |                    | 18     |      | ns   |
|                     |                                | Wait 0                |                    | 20     |      | ns   |
| td(BHE-E)           | BHE output delay time          | No wait               |                    | 5      |      | ns   |
|                     |                                | Wait 1                |                    | 12     |      | ns   |
|                     |                                | Wait 0                |                    | 87     |      | ns   |
| td(R/W-E)           | R/ $\bar{W}$ output delay time | No wait               |                    | 12     |      | ns   |
|                     |                                | Wait 1                |                    | 87     |      | ns   |
|                     |                                | Wait 0                |                    | 18     |      | ns   |
| th(E-BHE)           | BHE hold time                  |                       |                    | 18     |      | ns   |
| th(E-R/W)           | R/ $\bar{W}$ hold time         |                       |                    | 18     |      | ns   |
| td(E- $\phi_1$ )    | $\phi_1$ output delay time     |                       |                    | 0      | 18   | ns   |
| td( $\phi_1$ -HLDA) | HLDA output delay time         |                       |                    | 50     |      | ns   |

Fig. 6

**Notes 1.** This applies when the main clock division selection bit = "0" and  $f(f_2) = 12.5 \text{ MHz}$ .

**2.** No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

### [External bus mode A]

#### Memory expansion mode and microprocessor mode

**Bus timing data formulas** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85^\circ C$ ,  $f(XIN) = 25$  MHz (Max., Note), unless otherwise noted)

| Symbol        | Parameter                   | Limits    |   |      |    |
|---------------|-----------------------------|-----------|---|------|----|
|               |                             | Wait mode | Min.  | Max. |    |
| $td(An-E)$    | Address output delay time   | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns |
|               |                             | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      | ns |
|               |                             | Wait 0    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 45$ |      | ns |
| $td(A-E)$     | Address output delay time   | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns |
|               |                             | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 45$ |      | ns |
|               |                             | Wait 0    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$ |      | ns |
| $th(E-An)$    | Address hold time           |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 18$ |      | ns |
| $tw(ALE)$     | ALE pulse width             | No wait   | $\frac{2 \times 10^9}{2 \cdot f(f_2)} - 23$ |      | ns |
|               |                             | Wait 1    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 35$ |      | ns |
|               |                             | Wait 0    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 35$ |      | ns |
| $tsu(A-ALE)$  | Address output setup time   | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$ |      | ns |
|               |                             | Wait 1    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$ |      | ns |
|               |                             | Wait 0    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$ |      | ns |
| $th(ALE-A)$   | Address hold time           | No wait   | 9   |      | ns |
|               |                             | Wait 1    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$ |      | ns |
|               |                             | Wait 0    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$ |      | ns |
| $td(ALE-E)$   | ALE output delay time       | No wait   | 4   |      | ns |
|               |                             | Wait 1    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns |
|               |                             | Wait 0    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$ |      | ns |
| $td(E-DQ)$    | Data output delay time      |           |   | 45   | ns |
| $th(E-DQ)$    | Data hold time              |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$ |      | ns |
| $tw(EL)$      | E pulse width               | No wait   | $\frac{2 \times 10^9}{2 \cdot f(f_2)} - 30$ |      | ns |
|               |                             | Wait 1    | $\frac{4 \times 10^9}{2 \cdot f(f_2)} - 30$ |      | ns |
| $tpxz(E-DZ)$  | Floating start delay time   |           |   | 5    | ns |
| $tpzx(E-DZ)$  | Floating release delay time |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 20$ |      | ns |
| $td(BHE-E)$   | BHE output delay time       | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns |
|               |                             | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      | ns |
|               |                             | Wait 0    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      | ns |
| $td(R/W-E)$   | R/W output delay time       | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns |
|               |                             | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      | ns |
|               |                             | Wait 0    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      | ns |
| $th(E-BHE)$   | BHE hold time               |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$ |      | ns |
| $th(E-R/W)$   | R/W hold time               |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$ |      | ns |
| $td(E-\phi1)$ | φ1 output delay time        |           | 0   | 18   | ns |

**Notes** 1. This applies when the main-clock division selection bit = "0".

2.  $f(f_2)$  represents the clock  $f_2$  frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## [External bus mode B]

### Memory expansion mode and microprocessor mode

( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } 85^\circ\text{C}$ ,  $f(XIN) = 25 \text{ MHz}$  (Note 1), unless otherwise noted)

| Symbol                      | Parameter                     | (Note 2)<br>Wait mode | Test<br>conditions | Limits |      | Unit |
|-----------------------------|-------------------------------|-----------------------|--------------------|--------|------|------|
|                             |                               |                       |                    | Min.   | Max. |      |
| td(CS-WE)<br>td(CS-RDE)     | Chip-select output delay time | No wait               |                    | 12     |      | ns   |
|                             |                               | Wait 1                |                    | 87     |      | ns   |
|                             |                               | Wait 0                |                    | 4      |      | ns   |
| th(WE-CS)<br>th(RDE-CS)     | Chip-select hold time         | No wait               |                    | 12     |      | ns   |
|                             |                               | Wait 1                |                    | 87     |      | ns   |
| td(An-WE)<br>td(An-RDE)     | Address output delay time     | Wait 0                |                    | 12     |      | ns   |
|                             |                               | No wait               |                    | 75     |      | ns   |
| td(A-WE)<br>td(A-RDE)       | Address output delay time     | Wait 1                |                    | 18     |      | ns   |
|                             |                               | Wait 0                |                    | 22     |      | ns   |
| th(WE-An)<br>th(RDE-An)     | Address hold time             | No wait               |                    | 57     |      | ns   |
|                             |                               | Wait 1                |                    | 5      |      | ns   |
| tsu(A-ALE)                  | Address output setup time     | Wait 0                |                    | 45     |      | ns   |
|                             |                               | No wait               |                    | 9      |      | ns   |
| th(ALE-A)                   | Address hold time             | Wait 1                |                    | 15     |      | ns   |
|                             |                               | Wait 0                |                    | 4      |      | ns   |
| td(ALE-WE)<br>td(ALE-RDE)   | ALE output delay time         | No wait               |                    | 10     |      | ns   |
|                             |                               | Wait 1                |                    | 18     | 45   | ns   |
| td(WE-DQ)                   | Data output delay time        | Wait 0                |                    | 50     |      | ns   |
|                             |                               | No wait               |                    | 130    |      | ns   |
| th(WE-DQ)                   | Data hold delay time          | Wait 1                |                    | 5      |      | ns   |
|                             |                               | Wait 0                |                    | 20     |      | ns   |
| tw(WE)                      | WEL/WEH pulse width           | No wait               |                    | 48     |      | ns   |
|                             |                               | Wait 1                |                    | 128    |      | ns   |
| tpxz(RDE-DZ)                | Floating start delay time     | Wait 0                |                    | 10     |      | ns   |
|                             |                               | No wait               |                    | 0      |      | ns   |
| tpzx(RDE-DZ)                | Floating release delay time   | No wait               |                    | 0      | 18   | ns   |
|                             |                               | Wait 1                |                    | 50     |      | ns   |
| tw(RDE)                     | RDE pulse width               | Wait 0                |                    | 5      |      | ns   |
|                             |                               | No wait               |                    | 20     |      | ns   |
| td(RSMP-WE)<br>td(RSMP-RDE) | RSMP output delay time        | Wait 1                |                    | 48     |      | ns   |
|                             |                               | Wait 0                |                    | 128    |      | ns   |
| th(Φ1-RSMP)                 | RSMP hold time                | Wait 0                |                    | 10     |      | ns   |
|                             |                               | No wait               |                    | 0      |      | ns   |
| td(WE-Φ1)<br>td(RDE-Φ1)     | Φ1 output delay time          | No wait               |                    | 0      | 18   | ns   |
|                             |                               | Wait 1                |                    | 50     |      | ns   |
| td(Φ1-HLDA)                 | HLDA output delay time        |                       |                    |        |      |      |

Fig. 6

**Notes 1.** This applies when the main clock division selection bit = "0" and  $f(f_2) = 12.5 \text{ MHz}$ .

**2.** No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

### [External bus mode B]

#### Memory expansion mode and microprocessor mode

**Bus timing data formulas** ( $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $85^\circ C$ ,  $f(XIN) = 25$  MHz (Max., Note1), unless otherwise noted)

| Symbol                                  | Parameter                     | Wait mode | Limits                                      |      | Unit |
|---|-------------------------------|-----------|---|------|------|
|   |                               |           | Min.  | Max. |      |
| $t_{d(CS-WE)}$<br>$t_{d(CS-RDE)}$       | Chip-select output delay time | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns   |
|   |                               | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{h(WE-CS)}$<br>$t_{h(RDE-CS)}$       | Chip-select hold time         |           | 4   |      | ns   |
|   |                               |           |   |      |      |
| $t_{d(An-WE)}$<br>$t_{d(An-RDE)}$       | Address output delay time     | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns   |
|   |                               | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$ |      |      |
| $t_{d(A-WE)}$<br>$t_{d(A-RDE)}$         | Address output delay time     | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$ |      | ns   |
|   |                               | Wait 1    | $\frac{3 \times 10^9}{2 \cdot f(f_2)} - 45$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{h(WE-An)}$<br>$t_{h(RDE-An)}$       | Address hold time             |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$ |      | ns   |
|   |                               |           |   |      |      |
| $t_{w(ALE)}$                            | ALE pulse width               | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 18$ |      | ns   |
|   |                               | Wait 1    | $\frac{2 \times 10^9}{2 \cdot f(f_2)} - 23$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{su(A-ALE)}$                         | Address output setup time     | No wait   | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 35$ |      | ns   |
|   |                               | Wait 1    | $\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{h(ALE-A)}$                          | Address hold time             | No wait   | 9   |      | ns   |
|   |                               | Wait 1    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{d(ALE-WE)}$<br>$t_{d(ALE-RDE)}$     | ALE output delay time         | No wait   | 4   |      | ns   |
|   |                               | Wait 1    | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{d(WE-DQ)}$                          | Data output delay time        |           |   | 45   | ns   |
| $t_{h(WE-DQ)}$                          | Data hold time                |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$ |      | ns   |
| $t_{w(WE)}$                             | WEL/WEH pulse width           | No wait   | $\frac{2 \times 10^9}{2 \cdot f(f_2)} - 30$ |      | ns   |
|   |                               | Wait 1    | $\frac{4 \times 10^9}{2 \cdot f(f_2)} - 30$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{pxz(RDE-DZ)}$                       | Floating start delay time     |           |   | 5    | ns   |
| $t_{pzx(RDE-DZ)}$                       | Floating release delay time   |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 20$ |      | ns   |
| $t_{w(RDE)}$                            | RDE pulse width               | No wait   | $\frac{2 \times 10^9}{2 \cdot f(f_2)} - 32$ |      | ns   |
|   |                               | Wait 1    | $\frac{4 \times 10^9}{2 \cdot f(f_2)} - 32$ |      |      |
|   |                               | Wait 0    |   |      |      |
| $t_{d(RSMP-WE)}$<br>$t_{d(RSMP-RDE)}$   | RSMP output delay time        |           | $\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$ |      | ns   |
|   |                               |           |   |      |      |
| $t_{h(\phi1-RSMP)}$                     | RSMP hold time                |           | 0   |      | ns   |
| $t_{d(WE-\phi1)}$<br>$t_{d(RDE-\phi1)}$ | $\phi_1$ output delay time    |           | 0   | 18   | ns   |
|   |                               |           |   |      |      |

**Notes 1.** This applies when the main-clock division selection bit = "0".

**2.**  $f(f_2)$  represents the clock  $f_2$  frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37736MHBXXXGP".

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS


**M37736M4BXXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## TIMING DIAGRAM

Single-chip mode


XIN



E



Port Pi output  
( $i = 0 - 10$ )



Port Pi input  
( $i = 0 - 8, 10$ )


**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.


MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




**PRELIMINARY**  
 Notice: This is not a final specification.  
 Some parametric limits are subject to change.




Memory expansion mode and microprocessor mode  
 (When wait bit = "1")



( When wait bit = "0" )



(When wait bit = "1" or "0" in common)




Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0 \text{ V}$ ,  $V_{IH} = 4.0 \text{ V}$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$

### [External bus mode A]

Memory expansion mode and microprocessor mode

(No wait : When wait bit = "1")




#### Test conditions

- $V_{CC} = 5 V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$
- Data input DMIN :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

### [External bus mode A]

Memory expansion mode and microprocessor mode

(Wait 1 : The external area is accessed when wait bit = "0" and wait selection = "1".)




#### Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$
- Data input DMIN :  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$

### [External bus mode A]

Memory expansion mode and microprocessor mode

(Wait 0 : The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)




#### Test conditions

- $V_{CC} = 5 V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.0 V$
- Data input DMIN :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.5 V$

### [External bus mode B]

Memory expansion mode and microprocessor mode

(No wait : When wait bit = "1")



#### Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$
- Data input DMIN :  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$


PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**[External bus mode B]**

Memory expansion mode and microprocessor mode

(Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)



## Test conditions


- $V_{CC} = 5 \text{ V} \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$
- Data input  $D_{MIN}$  :  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

**[External bus mode B]**

Memory expansion mode and microprocessor mode

(Wait 0 : The external memory area is accessed when wait bit = "0" and wait selection bit = "1".)



## Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$
- Data input DMIN :  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXXGP**


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## PACKAGE OUTLINE


### 100P6S-A

| EIAJ Package Code  | JEDEC Code | Weight(g) | Lead Material |
|--------------------|------------|-----------|---------------|
| QFP100-P-1420-0.65 | -          | 1.58      | Alloy 42      |

Scale :



### Plastic 100Pin 14×20mm body QFP



Recommended Mount Pad

| Symbol         | Dimension in Millimeters |      |      |
|----------------|--------------------------|------|------|
|                | Min                      | Nom  | Max  |
| A              | —                        | —    | 3.05 |
| A <sub>1</sub> | 0                        | 0.1  | 0.2  |
| A <sub>2</sub> | —                        | 2.8  | —    |
| b              | 0.25                     | 0.3  | 0.4  |
| c              | 0.13                     | 0.15 | 0.2  |
| D              | 13.8                     | 14.0 | 14.2 |
| E              | 19.8                     | 20.0 | 20.2 |
| [E]            | —                        | 0.65 | —    |
| H <sub>D</sub> | 16.5                     | 16.8 | 17.1 |
| H <sub>E</sub> | 22.5                     | 22.8 | 23.1 |
| L              | 0.4                      | 0.6  | 0.8  |
| L <sub>1</sub> | —                        | 1.4  | —    |
| y              | —                        | —    | 0.1  |
| θ              | 0°                       | —    | 10°  |
| b <sub>2</sub> | —                        | 0.35 | —    |
| l <sub>2</sub> | 1.3                      | —    | —    |
| M <sub>D</sub> | —                        | 14.6 | —    |
| M <sub>E</sub> | —                        | 20.6 | —    |

**PRELIMINARY**  
Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

**M37736M4BXXGP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.