M37735S4LHP



16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37735S4LHP is a microcomputer using the 7700 Family core. This microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage, and the small package.

FEATURES


Number of basi	c instructions	103
●Memory size	RAM	2048 bytes
●Instruction exec	cution time	
The fastest inst	ruction at 12 MHz frequency	333 ns
Single power su	ıpply	2.7 – 5.5 V
●Low power diss	ipation (At 3 V supply voltag	e, 12 MHz frequency)
		10.8 mW (Typ.)

●Interrupts	. 19 types, 7 levels
●Multiple-function 16-bit timer	5 + 3
●Serial I/O (UART or clock synchronous)	3
●10-bit A-D converter	8-channel inputs
●12-bit watchdog timer	
●Programmable input/output	
(ports P4, P5, P6, P7, P8)	37
●Clock generating circuit	2 circuits built-in
●Small package80-pin plastic mol	ded fine-pitch QFP
(80P6D-A; (0.5 mm lead pitch)

APPLICATION


Control devices for general commercial equipment such as office automation, office equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.













FUNCTIONS OF M37735S4LHP

Parameter		Functions			
Number of basic instructions		103			
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)			
Memory size RAM		2048 bytes			
Input/Output ports	P5 – P8	8-bit X 4			
input output porto	P4	5-bit X 1			
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5			
wulli-runction timers	TB0, TB1, TB2	16-bit X 3			
Serial I/O		(UART or clock synchronous serial I/O) X 3			
A-D converter		10-bit X 1 (8 channels)			
Watchdog timer		12-bit X 1			
Interrepte		3 external types, 16 internal types			
Interrupts		Each interrupt can be set to the priority level $(0-7.)$			
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)			
Supply voltage		2.7 – 5.5 V			
Davies discipation		10.8 mW (at 3 V supply voltage, external clock 12 MHz frequency)			
Power dissipation		27 mW (at 5 V supply voltage, external clock 12 MHz frequency)			
Input/Output characteristic	Input/Output voltage	5 V			
input/Output characteristic	Output current	5 mA			
Memory expansion	·	Maximum 1 Mbytes			
Operating temperature range)	−40 to 85 °C			
Device structure		CMOS high-performance silicon gate process			
Package		80-pin plastic molded fine-pitch QFP (80P6D-A; 0.5 mm lead pitch			



M37735S4LHP



16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc,	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
Vss			
CNVss	CNVss input	Input	Connect to Vcc.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be
	Clock output	Output	connected to the XIN pin, and the XOUT pin should be left open.
RDE	Read enable output	Output	When data/instruction read is performed, output level of RDE signal is "L".
BYTE	Bus width selection input	Input	This pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc,	Analog power		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
AVss	source input		
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00/CS0 – P04/CS4	Chip selection output	Output	When the specified external memory area is accessed, $\overline{CS_0} - \overline{CS_4}$ signals are "L".
P05/RSMP	Ready sampling output	Output	The timing signal to be input to the RDY pin is output.
P06/A16, P07/A17	Address output	Output	An address (A16, A17) is output.
P10/A8/D8 – P17/A15/D15	Address output /data (high -order) I/O	I/O	When the BYTE pin is set to "L" and external data bus has a 16-bit width, high-order data (D ₈ – D ₁₅) is input/output or an address (A ₈ – A ₁₅) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A ₈ – A ₁₅) is output.
P20/A0/D0 – P27/A7/D7	Address output /data (low -order) I/O	I/O	Low-order data (D ₀ – D ₇) is input/output or an address (A ₀ – A ₇) is output.
P3o/WEL	Write enable output	Output	When the BYTE pin is "L" and writing to an even address is performed, output level of WEL signal is "L". When the BYTE pin is "H" and writing to an even address or an odd address is performed, output level of WEL signal is "L".
P31/WEH	Write enable high output	Output	When the BYTE pin is "L" and writing to an odd address is performed, output level of WEH signal is "L". When the BYTE pin is "H", WEH signal is always "H".
P32/ALE	Address latch enable output	Output	This is used to retrieve only the address from the multiplex signal which consists of address and data.
P33/HLDA	Hold acknow-	Output	This outputs "L" level when the microcomputer enters hold state after a hold request is accepted.
HOLD	Hold request input	Input	This is an input pin for HOLD request signal. The microcomputer enters hold state while this signal is "L".
RDY	Ready input	Input	This is an input pin for RDY signal. The microcomputer enters ready state while this signal is "L".
P42/ ф 1	Clock output	Output	This pin outputs the clock \$\phi\$ 1.
P43 – P47	I/O port P4	I/O	These pins become a 5-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input $(\overline{Kl_0} - \overline{Kl_3})$.
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timer A4, input pins for external interrupt input $(\overline{INT_0} - \overline{INT_2})$ and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ SUB output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P4, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for UART 0 and UART 1.





BASIC FUNCTION BLOCKS

The M37735S4LHP has the same functions as the M37735MHBXXXFP except for the following:

- (1) The memory map is different.
- (2) The processor mode is different.
- (3) The reset circuit is different.
- (4) Pulse output port mode of timer A is available.
- (5) The function of ROM area modification is not available.

Refer to the section on the M37735MHBXXXFP, except for above (1)–(5).

MEMORY

The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 016 to FFFFFF16. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 016 to FF16.

However, banks 1016-FF16 of the M37735S4LHP cannot be accessed.

Built-in RAM and control registers for internal peripheral devices are assigned to bank 016.

Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Use ROM for memory of this address.

The 2048-byte area allocated to addresses from 8016 to 87F16 is the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts.

Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 0₁₆ to 7F₁₆.

A 256-byte direct page area can be allocated anywhere in bank 016 by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced.




Fig. 1 Memory map





00000	adecimal notation)	7 000040	cadecimal notation) Count start flag
00001		000040	Count start hag
00001	Port P0 register	000041	One-shot start flag
00003	Port P1 register	000043	9
0004	Port P0 direction register	000044	Up-down flag
0005	Port P1 direction register	000045	
0006	Port P2 register	000046	Timer A0 register
0007	Port P3 register	000047	Timer Ad register
8000	Port P2 direction register	000048	Timer A1 register
0009	Port P3 direction register	000049	
000A	Port P4 register	00004A	Timer A2 register
000B 000C	Port P5 register Port P4 direction register	00004B 00004C	
000C	Port P5 direction register	00004C 00004D	Timer A3 register
000E	Port P6 register	00004B	
000E	Port P7 register	00004E	Timer A4 register
0010	Port P6 direction register	000050	Times DO seriete
0011	Port P7 direction register	000051	Timer B0 register
0012	Port P8 register	000052	Timer R1 register
0013		000053	Timer B1 register
0014	Port P8 direction register	000054	Timer B2 register
0015		000055	
0016		000056	Timer A0 mode register
0017		000057	Timer A1 mode register
0018		000058	Timer A2 mode register
0019		000059	Timer A3 mode register
001A		00005A	Timer A4 mode register
001B	Dulan autout data anniatan 4	00005B	Timer B1 mode register
001C 001D	Pulse output data register 1	00005C 00005D	Timer B1 mode register Timer B2 mode register
001E	Pulse output data register 0 A-D control register 0	00005E	Processor mode register 0
001E	A-D control register 0 A-D control register 1	00005E	Processor mode register 1
0020	A-D control register 1	00005F	Watchdog timer register
0020	A-D register 0	000061	Watchdog timer frequency selection flag
0021		000062	Waveform output mode register
0023	A-D register 1	000063	Reserved area (Note)
0024		000064	UART2 transmit/receive mode register
0025	A-D register 2	000065	UART2 baud rate register (BRG2)
0026 0027	A-D register 3	000066 000067	UART2 transmission buffer register
0028		000068	UART2 transmit/receive control register 0
0029	A-D register 4	000069	UART2 transmit/receive control register 1
002A 002B	A-D register 5	00006A 00006B	UART2 receive buffer register
002C		00006C	Oscillation circuit control register 0
002D	A-D register 6	00006D	Port function control register
002E	A D register 7	00006E	Serial transmit control register
002F	A-D register 7	00006F	Oscillation circuit control register 1
0030	UART 0 transmit/receive mode register	000070	A-D/UART2 trans./rece. interrupt control registe
0031	UART 0 baud rate register (BRG0)	000071	UART 0 transmission interrupt control register
0032 0033	UART 0 transmission buffer register	000072 000073	UART 0 receive interrupt control register UART 1 transmission interrupt control register
0034	UART 0 transmit/receive control register 0	000074	UART 1 receive interrupt control register
0035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register
0036 0037	UART 0 receive buffer register	000076 000077	Timer A1 interrupt control register Timer A2 interrupt control register
0037	UART 1 transmit/receive mode register	000077	Timer A3 interrupt control register
0038	UART 1 transmit/receive mode register UART 1 baud rate register (BRG1)	000078	Timer A4 interrupt control register
0039 003A	OANT I Daud Tale Tegisler (DRGT)	000079 00007A	Timer B0 interrupt control register
003A	UART 1 transmission buffer register	00007A	Timer B1 interrupt control register
003D	UART 1 transmit/receive control register 0	00007B	Timer B2 interrupt control register
003D	UART 1 transmit/receive control register 1	00007D	INTo interrupt control register
003E		00007E	INT1 interrupt control register
03F	UART 1 receive buffer register	00007F	INT2/Key input interrupt control register

Fig. 2 Location of internal peripheral devices and interrupt control registers





Pulse output port mode

The pulse motor drive waveform can be output by using plural internal timer A.

Figure 3 shows a block diagram for pulse output port mode. In the pulse output port mode, two pairs of four-bit pulse output ports are used. Whether using pulse output port or not can be selected by waveform output selection bit (bit 0, bit 1) of waveform output mode register (6216 address) shown in Figure 4. When bit 0 of waveform output selection bit is set to "1", RTP10, RTP11, RTP12, and RTP13 are used as pulse output ports, and when bit 1 of waveform output selection bit is set to "1", RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. When bits 1 and 0 of waveform output selection bit are set to "1", RTP10, RTP11, RTP12, and RTP13, and RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. The ports not used as pulse output ports can be used as normal parallel ports, timer input/output or key input interruput input.

In the pulse output port mode, set timers A0 and A2 to timer mode as timers A0 and A2 are used. Figure 5 shows the bit configuration of timer A0, A2 mode registers in pulse output port mode.

Data can be set in each bit of the pulse output data register corresponding to four ports selected as pulse output ports. Figure 6 shows the bit configuration of the pulse output data register. The contents of the pulse output data register 1 (low-order four bits of 1C16 address) corresponding to RTP10, RTP11, RTP12, and RTP13 is output to the ports each time the counter of timer A2 becomes 000016. The contents of the pulse output data register 0 (low-order four bits of 1D16 address) corresponding to RTP00, RTP01, RTP02, and RTP03 is output to the ports each time the counter of timer A0 becomes 000016.

Figure 7 shows example of waveforms in pulse output port mode. When "0" is written to a specified bit of the pulse output data register, "L" level is output to the corresponding pulse output port when the counter of corresponding timer becomes 000016, and when "1" is written, "H" level is output to the pulse output port.

Pulse width modulation can be applied to each pulse output port. Since pulse width modulation involves the use of timers A1 and A3, activate these timers in pulse width modulation mode.




Fig. 3 Block diagram for pulse output port mode





RTP10, RTP11, RTP12, and RTP13 are applied pulse width modulation by timer A3 by setting the pulse width modulation selection bit by timer A3 (bit 5) of the waveform output mode register to "1".

RTP00, RTP01, RTP02, and RTP03 are applied pulse width modulation by timer A1 by setting the pulse width modulation selection bit by timer A1 (bit 4) of the waveform output mode register to "1".

The contents of the pulse output data register 0 can be reversed and output to pulse output ports RTP00, RTP01, RTP02, and RTP03 by the polarity selection bit (bit 3) of the waveform output mode register. When the polarity selection bit is "0", the contents of the pulse output data register 0 is output unchangeably, and when "1", the contents of the pulse output data register 0 is reversed and output. When pulse width modulation is applied, likewise the polarity reverse to pulse width modulation can be selected by the polarity selection bit.




Fig. 4 Waveform output mode register bit configuration




Fig. 5 Timer A0, A2 mode register bit configuration in pulse output port mode




Fig. 6 Pulse output data register bit configuration








Fig. 7 Example of waveforms in pulse output port mode





PROCESSOR MODE

Only the microprocessor mode can be selected.

Figure 9 shows the functions of pins $P00/\overline{CS_0} - P47$ in the microprocessor mode.

Figure 10 shows external memory area for the microprocessor mode. Access to the external memory is affected by the BYTE pin, the wait bit (bit 2 of the processor mode register 0 at address $5E_{16}$), and the wait selection bit (bit 0 of the processor mode register 1 at address $5F_{16}$).

• BYTE pin

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus has a width of 8 bits when level of the BYTE pin is "H", and pins P20/A0/D0 - P27/A7/D7 are the data I/O pins.

The data bus has a width of 16 bits when the level of the BYTE pin is "L", and pins P20/A0/D0 - P27/A7/D7 and pins P10/A8/D8 - P17/A15/D15 are the data I/O pins.

When accessing the internal memory, the data bus always has a width of 16 bits regardless of the BYTE pin level.




Fig. 8 Processor mode register bit configuration








Fig. 9 Functions of pins P00/CSo to P47 in microprocessor mode

Note. The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the ϕ 1 output in the microprocessor mode. In this mode, signals $\overline{\text{RDE}}$, $\overline{\text{WEH}}$ can also be fixed to "H" when the internal memory area is accessed.





• Wait bit

As shown in Figure 11, when the external memory area is accessed with the wait bit (bit 2 of the processor mode register 0 at address 5E₁₆) cleared to "0", the access time can be extended compared with no wait (the wait bit is "1").

The access time is extended in two ways and this is selected with the wait selection bit (bit 0 of the processor mode register 1 at address 5F₁₆).

When this bit is "1", the access time is 1.5 times compared to that for no wait. When this bit is "0", the access time is twice compared to that for no wait.

At reset, the wait bit and the wait selection bit are "0".

Access to internal memory area is always performed in the no wait mode regardless of the wait bit.

The processor modes are described below.




Fig. 10 External memory area for microprocessor mode




Fig. 11 Relationship between wait bit, wait selection bit, and access time

(1) Microprocessor mode [10]

The microcomputer enters the microprocessor mode after connecting the CNVss pin to Vcc and starting from reset.

Pin $\overline{\text{RDE}}$ is the output pin for the read enable signal ($\overline{\text{RDE}}$).

RDE is "L" during the data read term in the read cycle. When the internal memory area is read, RDE can be fixed to "H" by setting the signal output disable selection bit (bit 6 of the oscillation circuit control register 0) to "1".



MITSUBISHI MICROCOMPUTERS

M37735S4LHP



16-BIT CMOS MICROCOMPUTER

 $\overline{\text{CS}_0}$ to $\overline{\text{CS}_4}$ are the chip select signals and are "L" when the address shown in Table 2 is accessed. $\overline{\text{RSMP}}$ is the ready-sampling signal which is output for the $\overline{\text{RDY}}$ input described later when the external memory area is accessed. By inputting logical AND of $\overline{\text{RSMP}}$ and $\overline{\text{CS}_0}$ (n = 0 to 4) to the $\overline{\text{RDY}}$ pin, read/write term for any address areas can be extended by 1 cycle of clock ϕ 1. In addition, the read/write term can also be extended by 2 cycles of clock ϕ 1 if the above function and wait 0/1 function specified with the wait bit are used together.

Pins P10/A8/D8 - P17/A15/D15 have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", pins P1o/As/D8 — P17/A15/D15 function as address (A8 to A15) output pins while $\overline{\text{RDE}}$ or $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ are "H" and as odd address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while $\overline{\text{RDE}}$ is "I"

When the BYTE pin level is "H", pins P10/A8/D8 — P17/A15/D15 function as address (A8 to A15) output pins.

Pins P20/A0/D0 - P27/A7/D7 have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", pins P2o/Ao/Do — P2r/Ar/Dr function as address (Ao to Ar) output pins while $\overline{\text{RDE}}$ or $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ are "H" and as even address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while $\overline{\text{RDE}}$ is "L".

When the BYTE pin level is "H", pins P2o/Ao/Do — P2r/Ar/Dr function as address (Ao to Ar) output pins while $\overline{\text{RDE}}$ or $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ are "H" and as even and odd address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while $\overline{\text{RDE}}$ is "L".

WEL, WEH are the write-enable low signal and the write-enable high signal, respectively. These signals are "L" during the data write term of the write cycle, but their operations differ depending on the BYTE pin level.

In the case the BYTE pin level is "L", $\overline{\text{WEL}}$ is "L" when writing to an even address, $\overline{\text{WEH}}$ is "L" when writing to an odd address, and both $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ are "L" when writing to even and odd addresses. In the case the BYTE pin level is "H", regardless of address, only $\overline{\text{WEL}}$ is "L", and $\overline{\text{WEH}}$ retains "H". $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ can also be fixed to "H" when the internal memory is accessed, same as $\overline{\text{RDE}}$, by writing "1" to the signal output disable selection bit.

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "I".

HLDA is a hold acknowledge signal and is used to notify externally when the microcomputer receives HOLD input and enters into hold state.

HOLD is a hold request signal. It is an input signal used to put the microcomputer in hold state. HOLD input is accepted when the internal clock ϕ falls from "H" level to "L" level while the bus is not used.

Pins P00/CS0— P31/WEH and RDE are floating while the microcomputer stays in hold state. After $\overline{\text{HLDA}}$ signal changes to "L" level and one cycle of internal clock ϕ passed, these ports become floating. After $\overline{\text{HLDA}}$ signal changes to "H" level and one cycle of internal clock ϕ passed, these ports are released from floating state.

 $\overline{\text{RDY}}$ is a ready signal. If this signal goes "L", the internal clock ϕ stops at "L". $\overline{\text{RDY}}$ is used when slow external memory is attached. P42/ ϕ 1 pin is an output pin for clock ϕ 1. The ϕ 1 output is independent of $\overline{\text{RDY}}$ and does not stop even when internal clock ϕ stops because of "L" input to the $\overline{\text{RDY}}$ pin.





As shown in Table 3, $\,\phi\,$ 1 output can be stopped with the signal output disable selection bit = "1". In this case, write "1" to the port P42 direction register.

Table 1 shows the relationship between the CNVss pin input level and the processor mode.

Table 1. Relationship between CNVss pin input levels and processor mode

CNVss	Mode	Description
Vcc		Microprocessor mode upon starting after reset.

Table 2. Relationship between access addresses and chip-select signals $\overline{\text{CS}_0}$ to $\overline{\text{CS}_4}$

Chip-select	Area	Access address
signal	Alea	Microprocessor mode
	The first half of bank 0016 except	00 088016
CS ₀	internal memory area	to
	internal memory area	00 7FFF ₁₆
	The latter half of bank 0016 except	00 800016
CS ₁	internal memory area and banks	to
	0116 to 0316.	03 FFFF ₁₆
		04 000016
CS ₂	Banks 0416 to 0716	to
		07 FFFF ₁₆
		08 000016
CS ₃	Banks 0816 to 0B16	to
		0B FFFF ₁₆
		OC 000016
CS ₄	Banks 0C ₁₆ to 0F ₁₆	to
		0F FFFF16

Table 3. Function of signal output disable selection bit CM₆ (bit 6 of oscillation circuit control register 0)

		Function			
Processor mode	Pin	CM6 = "0"	CM6 = "1"		
	RDE, WEL, WEH	RDE, WEL, WEH are output when the internal/external memory area is accessed.	RDE, WEL, WEH are output only when the external memory area is accessed.		
Microprocessor mode	RDE	After WIT/STP instruction is executed, "H" is output.	"L" is output after WIT/STP instruction is executed * Standby state selection bit (bit 0 of port function control register) must be set to "1".		
	ф 1	Clock φ 1 is output independent of φ 1 output selection bit.	"H" or "L" is output. (Contents of P42 port latch is output.) * Port P42 direction register must be set to "1".		

Note. Functions shown in Table 3 cannot be emulated with a debugger. For the oscillation circuit control register 0 and port function control register, refer to Figures 64 and 11 in data sheet "M37735MHBXXXFP", respectively.



M37735S4LHP



16-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The microcomputer is released from the reset state when the RESET pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 to 5.5 V. Program execution starts at the address formed by setting address $A_{23} - A_{16}$ to 00_{16} , $A_{15} - A_{8}$ to the contents of address FFFF16, and $A_{7} - A_{0}$ to the contents of address FFFE16. Figure 13 shows an example of a reset circuit. If the stabilized clock is input from the external to the main-clock oscillation circuit, the reset

input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. If a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

Figure 12 shows the status of the internal registers during reset.




Fig. 12 Microcomputer internal status during reset








Fig. 13 Example of a reset circuit

ADDRESSING MODES

The M37735S4LHP has 28 powerful addressing modes.Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37735S4LHP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to +12	V
Vı	Input voltage P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, VREF, XIN, HOLD, RDY		-0.3 to Vcc + 0.3	V
Vo	Output voltage $P00/\overline{CS0} - P07/A17$, $P10/A8/D8 - P17/A15/D15$, $P20/A0/D0 - P27/A7/D7$, $P30/\overline{WEL} - P33/\overline{HLDA}$, $P42/$ ϕ 1, $P43 - P47$, $P50 - P57$, $P60 - P67$, $P70 - P77$, $P80 - P87$, $Xout$, \overline{RDE}		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to +85	°C
Tstg	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 2.7 – 5.5 V, Ta = -40 to +85 °C, unless otherwise noted)

	Parameter		Limits			
Symbol			Тур.	Max.	Unit	
.,	f(XIN): Operating	2.7		5.5	V	
Vcc	Power source voltage $f(XIN)$: Stopped, $f(XCIN) = 32.768 \text{ kHz}$	2.7		5.5	¬ v	
AVcc	Analog power source voltage		Vcc		V	
Vss	Power source voltage		0		V	
AVss	Analog power source voltage		0		V	
VIH	High-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	V	
Vih	High-level input voltage P1o/A8/D8 - P17/A15/D15, P2o/Ao/D0 - P27/A7/D7	0.5 Vcc		Vcc	V	
VIL	Low-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2Vcc	V	
VIL	Low-level input voltage P1o/As/Ds - P17/A15/D15, P2o/Ao/Do - P27/A7/D7	0		0.16Vcc	V	
IOH(peak)	High-level peak output current P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ φ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA	
IOH(avg)	High-level average output current P00/CS ₀ – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ φ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA	
lOL(peak)	Low-level peak output current P0o/CSo - P07/A17, P10/A8/D8 - P17/A15/D15, P20/A0/D0 - P27/A7/D7, P30/WEL - P33/HLDA, P42/ \$\phi\$ 1, P43, P54 - P57, P60 - P67, P70 - P77, P80 - P87			10	mA	
IOL(peak)	Low-level peak output current P44 – P47, P50 – P53			16	mA	
IOL(avg)	Low-level average output current P0o/CSo - P07/A17, P10/A8/D8 - P17/A15/D15, P20/A0/D0 - P27/A7/D7, P30/WEL - P33/HLDA, P42/ \$\phi\$ 1, P43, P54 - P57, P60 - P67, P70 - P77, P80 - P87			5	mA	
IOL(avg)	Low-level average output current P44 – P47, P50 – P53			12	mA	
f(XIN)	Main-clock oscillation frequency (Note 4)			12	MHz	
f(Xcin)	Sub-clock oscillation frequency		32.768	50	kHz	

Notes 1. Average output current is the average value of a 100 ms interval.

- 2. The sum of IoL(peak) for ports P0v/CSo P07/A17, P1v/A8/D8 P17/A15/D15, P2v/Av/D7, P3v/WEL P33/HLDA and P8 must be 80 mA or less, the sum of IoH(peak) for ports P0v/CSo P07/A17, P1v/A8/D8 P17/A15/D15, P2v/Av/D7, P3v/WEL P33/HLDA and P8 must be 80 mA or less, the sum of IoH(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of IoH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
- 3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
- **4.** The maximum value of f(XIN) = 6 MHz when the main clock division selection bit = "1".







ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted)

Symbol	Parameter	Test condi	tions	Min.	Limits Typ.	Max.	Unit	
.,	High-level output voltage P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P33/HLDA, P42/ ф 1,	Vcc = 5 V, IOH = -	-10 mA	3	. , , , ,			
Vон	P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87	Vcc = 3 V, IOH = -	-1 mA	2.5			V	
Vон	High-level output voltage P00/CSo – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P33/HLDA, P42/ ф 1	Vcc = 5 V, IOH = -	400 μΑ	4.7			V	
		Vcc = 5 V, Iон =	-10 mA	3.1				
Vон	High-level output voltage P30/WEL, P31/WEH, P32/ALE	Vcc = 5 V, IOH = -	400 μΑ	4.8			V	
		Vcc = 3 V, Iон =	-1 mA	2.6				
.,		Vcc = 5 V, Iон =	-10 mA	3.4				
Vон	High-level output voltage RDE	Vcc = 5 V, IOH = -		4.8			V	
		Vcc = 3 V, Iон =	-1 mA	2.6				
Vol	$ \begin{array}{c} \text{Low-level output voltage P0o/\overline{CS}_0} - \text{P07/A17}, \text{P1o/A8/D8} - \text{P1r/A15/D15}, \\ \text{P2o/Ao/D0} - \text{P2r/A7/D7}, \text{P33/$\overline{HLDA}}, \text{P4z/} \ \phi \ 1, \\ \end{array} $	Vcc = 5 V, IoL =	10 mA			2	V	
	P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87	Vcc = 3 V, lol =	1 mA			0.5		
Vol	Low-level output voltage P44 – P47, P50 – P53	Vcc = 5 V, lol =	16 mA			1.8	V	
	, , , , , , , , , , , , , , , , , , ,	Vcc = 3 V, lol =	10 mA			1.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
VoL	Low-level output voltage $P00/\overline{CS_0} - P07/A17$, $P10/A8/D8 - P17/A15/D15$, $P20/A0/D0 - P27/A7/D7$, $P33/HLDA$, $P42/ \phi 1$	Vcc = 5 V, IoL =	2 mA			0.45	V	
		Vcc = 5 V, lol =				1.9		
Vol	Low-level output voltage P30/WEL, P31/WEH, P32/ALE	Vcc = 5 V, loL = 2 mA Vcc = 3 V, loL = 1 mA				0.43	V	
						0.4		
	Low-level output voltage RDE	Vcc = 5 V, loL = 10 mA				1.6		
Vol		Vcc = 5 V, lol =				0.4	V	
		Vcc = 3 V, loL = 1 mA				0.4		
VT+ - VT-	Hysteresis HOLD, RDY, TA0IN – TA4IN, TB0IN – TB2IN, INTo – INTz, ADTRG, CTSo, CTS1, CTS2, CLKo,	Vcc = 5 V		0.4		1	V	
	CLK1, CLK2, Klo – Kl3	Vcc = 3 V		0.1		0.7		
VT+ - VT-	Lhystoresis DECET	Vcc = 5 V		0.2		0.5	V	
V I+ - V I-	Hysteresis RESET	Vcc = 3 V		0.1		0.4]	
VT+ - VT-	Lhystorogia VIII	Vcc = 5 V		0.1		0.4	V	
V 1+ - V 1-	Hysteresis XIN	Vcc = 3 V		0.06		0.26	v	
$V_{T+} - V_{T-}$	Hysteresis Xcın (When external clock is input)	Vcc = 5 V		0.1		0.4	V	
V 1+ - V 1-		Vcc = 3 V		0.06		0.26	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Іін	High-level input current P1o/As/Ds – P17/A15/D15, P2o/Ao/Do – P27/A7/D7, P43 – P47,	Vcc = 5 V, VI	= 5 V			5	μΑ	
	P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	Vcc = 3 V, Vı	= 3 V			4	μΑ	
In	Low-level input current P1o/As/D8 – P1r/A15/D15, P2o/Ao/D0 – P2r/Ar/D7, P43 – P47,	Vcc = 5 V, Vı	= 0 V			-5		
IIL	P50 – P53, P60, P61, P65 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	Vcc = 3 V, Vı	= 0 V			-4	μΑ	
	Low-level input current P54 – P57, P62 – P64	Vı = 0 V,	Vcc = 5 V			-5		
lıL		without a pull-up transistor	Vcc = 3 V			-4	μΑ	
		V _I = 0 V, with a pull-up	Vcc = 5 V	-0.25	-0.5	-1.0	mA	
			Vcc = 3 V	-0.08	-0.18	-0.35		
VRAM	RAM hold voltage	When clock is st	opped	2			V	





ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits		I I maid
Cymbol	1 didiliotoi			Min.	Тур.	Max.	Unit
			Vcc = 5 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 6 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1)		5.4	10.8	mA
			Vcc = 3 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 6 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1)		3.6	7.2	mA
Icc	Power source current		Vcc = 3 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 0.75 MHz), f(XCIN): Stopped, in operating		0.5	1.0	mA
		other pins are Vss.	Vcc = 3 V, f(XIN) = 12 MHz (square waveform), f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 2)		6	12	μА
			Vcc = 3 V, f(XIN) : Stopped, f(XCIN) = 32.768 kHz, in operating (Note 3)		40	80	μΑ
			Vcc = 3 V, f(XIN) : Stopped, f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 4)		3	6	μА
			Ta = 25 °C, when clock is stopped			1	μА
			Ta = 85 °C, when clock is stopped			20	μΑ

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop

- 2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
- 3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- **4.** This applies when the XCOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions		Limits		1.1:-
	i arameter	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution	VREF = VCC			10	Bits
_	Absolute accuracy	VREF = VCC			± 3	LSB
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ
tCONV	Conversion time		19.6			μS
VREF	Reference voltage		2.7		Vcc	V
VIA	Analog input voltage		0		VREF	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.



TIMING REQUIREMENTS (VCC = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1))

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
	i didifficio	Min.	Min. Max.	Onn
tc	External clock input cycle time (Note 1)	83		ns
tw(H)	External clock input high-level pulse width (Note 2)	33		ns
tw(L)	External clock input low-level pulse width (Note 2)	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of tc = 166 ns.

2. When the main clock division selection bit = "1", values of tw(H) / tc and tw(L) / tc must be set to values from 0.45 through 0.55.

Microprocessor mode

Symbol	Parameter	Lin	nits	Unit
Symbol	Falanietei	Min.	Max.	J
tsu(P4D-RDE)	Port P4 input setup time	200		ns
tsu(P5D-RDE)	Port P5 input setup time	200		ns
tsu(P6D-RDE)	Port P6 input setup time	200		ns
tsu(P7D-RDE)	Port P7 input setup time	200		ns
tsu(P8D-RDE)	Port P8 input setup time	200	•	ns
th(RDE-P4D)	Port P4 input hold time	0		ns
th(RDE-P5D)	Port P5 input hold time	0		ns
th(RDE-P6D)	Port P6 input hold time	0		ns
th(RDE-P7D)	Port P7 input hold time	0		ns
th(RDE-P8D)	Port P8 input hold time	0		ns
tsu(D-RDE)	Data input setup time	80		ns
tsu(RDY- ϕ 1)	RDY input setup time	80		ns
tsu(HOLD- \$ 1)	HOLD input setup time	80		ns
th(RDE-D)	Data input hold time	0		ns
th(\$ 1-RDY)	RDY input hold time	0		ns
th(\$ 1-HOLD)	HOLD input hold time	0		ns



M37735S4LHP



16-BIT CMOS MICROCOMPUTER

Timer A input (Count input in event counter mode)

Symbol	Parameter	Lir	nits	Unit
	i didifficio	Min.	Max.	Offic
tc(TA)	TAin input cycle time	250		ns
tw(TAH)	TAiın input high-level pulse width	125		ns
tw(TAL)	TAin input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Lir	nits	Unit
	i diamotoi	Min.	Max.	Unit
tc(TA)	TAil input cycle time (Note)	666		ns
tw(TAH)	TAiın input high-level pulse width (Note)	333		ns
tw(TAL)	TAin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Lir	nits	Unit
	i didilicici	Min.	Max.	Unit
tc(TA)	TAiın input cycle time (Note)	333		ns
tw(TAH)	TAin input high-level pulse width	166		ns
tw(TAL)	TAiın input low-level pulse width	166		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
	Falantete	Min. Max.	Offic	
tw(TAH)	TAiın input high-level pulse width	166		ns
tw(TAL)	TAin input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Lir	Limits	
	i didiliciei	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3333		ns
tw(UPH)	TAiout input high-level pulse width	1666		ns
tw(UPL)	TAiout input low-level pulse width	1666		ns
tsu(UP-T _{IN})	TAiout input setup time	666		ns
th(TIN-UP)	TAiout input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Lir	nits	Unit
	i didilicici	Min.	Max.	
tc(TA)	TAjın input cycle time	2000		ns
tsu(TAjın-TAjouт)	TAjın input setup time	500		ns
tsu(TAjout-TAjin)	TAjout input setup time	500		ns





Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Linit
Symbol	i didiffetet	Min.	Max.	Unit
tc(TB)	TBiin input cycle time (one edge count)	250		ns
tw(TBH)	TBiin input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBiin input low-level pulse width (one edge count)	125		ns
tc(TB)	TBiin input cycle time (both edges count)	500		ns
tw(TBH)	TBiin input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBiin input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
	i didilicici	Min.	Min. Max.	Offic
tc(TB)	TBin input cycle time (Note)	666		ns
tw(TBH)	TBin input high-level pulse width (Note)	333		ns
tw(TBL)	TBiin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
	1 dramotor	Min. Max.	Offic	
tc(TB)	TBin input cycle time (Note)	666		ns
tw(TBH)	TBin input high-level pulse width (Note)	333		ns
tw(TBL)	TBin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

A-D trigger input

Symbol	Parameter	Limits		Linit
		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1333		ns
tw(ADL)	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter -	Lir	Unit	
		Min.	Max.	01111
tc(CK)	CLKi input cycle time	333		ns
tw(CKH)	CLKi input high-level pulse width	166		ns
tw(CKL)	CLKi input low-level pulse width	166		ns
td(C-Q)	TxDi output delay time		100	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	65		ns
th(C-D)	RxDi input hold time	75		ns

External interrupt INTi input, key input interrupt Kli input

Symbol	Parameter	Limits		Unit
	Faranteter	Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns
tw(KIL)	Kli input low-level pulse width	250		ns





DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits	Unit	
		Min.	Max.	Unit
tc(TA)	TAil input cycle time	8 X 10° 2 • f(f ₂)		ns
tw(TAH)	TAiın input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
tw(TAL)	TAin input low-level pulse width	4 X 10° 2 • f(f ₂)		ns

Timer A input (External trigger input in one-shot pulse mode)

	Symbol Parameter –	Limits	I lait		
١		Min.	Max.	Unit	
	tc(TA)	TAil input cycle time	8 × 10° 2 • f(f ₂)		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits	Unit	
Cymbol	Talamotor	Min.	Max.	Ullit
tc(TB)	TBiin input cycle time	8 × 10 ⁹ 2 • f(f ₂)		ns
tw(TBH)	TBiเพ input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
tw(TBL)	TBiin input low-level pulse width	4 X 10° 2 • f(f ₂)		ns

Note. f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".





SWITCHING CHARACTERISTICS

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C}, f(Xin) = 12 \text{ MHz}, unless otherwise noted (Note))$

Microprocessor mode

Symbol	Parameter	Test conditions	Limits		Unit
		rest conditions	Min.	Max.	OIIII
td(WE-P4Q)	Port P4 data output delay time			300	ns
td(WE-P5Q)	Port P5 data output delay time			300	ns
td(WE-P6Q)	Port P6 data output delay time	Fig. 14		300	ns
td(WE-P7Q)	Port P7 data output delay time			300	ns
td(WE-P8Q)	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = "0" and f(f2) = 6 MHz.




Fig. 14 Measuring circuit for each pin



Microprocessor mode

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to } +85 ^{\circ}\text{C}, f(XIN) = 12 \text{ MHz}, unless otherwise noted (Note 1))}$

Symbol	Parameter		Test	Limits		Unit
- Cyllibol	T didiffolor		conditions	Min.	Max.	Offic
td(CS-WE)	Chin colort quitout delay time	No wait		20		ns
td(CS-RDE)	Chip-select output delay time	Wait 1				-
t- (ME 00)		Wait 0		182		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time			4		ns
td(An-WE)		No wait		20		ns
td(An–RDE)	Address output delay time	Wait 1				110
10(/ 11: 1122)		Wait 0		182		ns
td(A-WE)		No wait		20		ns
td(A-RDE)	Address output delay time	Wait 1		100		
, ,		Wait 0		162		ns
th(WE-An) th(RDE-An)	Address hold time			40		ns
		No wait	1	40		
tw(ALE)	ALE pulse width	Wait 1		40		ns
		Wait 0		123		ns
	Address output setup time	No wait	Fig. 14	10		
tsu(A-ALE)		Wait 1		10		ns
		Wait 0		93		ns
	Address hold time	No wait		9		ns
th(ALE-A)		Wait 1				113
		Wait 0		40		ns
td(ALE-WE)		No wait		4		ns
td(ALE-RDE)	ALE output delay time	Wait 1		-		110
td(ALL-INDL)		Wait 0		40		ns
td(WE-DQ)	Data output delay time				90	ns
th(WE-DQ)	Data hold time			40		ns
		No wait		131		ns
tw(WE)	WEL/WEH pulse width	Wait 1		298		ns
		Wait 0				
tpxz(RDE-DZ)	Floating start delay time				10	ns
tpzx(RDE-DZ)	Floating release delay time	1		53		ns
		No wait		128		ns
tw(RDE)	RDE pulse width	Wait 1 Wait 0		295		ns
td(RSMP-WE)		•]	05		
td(RSMP-RDE)	RSMP output delay time			25		ns
th(\$ 1-RSMP)	RSMP hold time			0		ns
td(WE-	φ 1 output delay time			0	30	ns
td(o 1-HLDA)	HLDA output delay time		1		120	ns

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".





Bus timing data formulas (Vcc = 2.7 - 5.5V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz (Max.), unless otherwise noted (Note1))

Symbol	Parameter		Limits		Unit
		Wait mode		Max.	
		No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
td(CS-WE) td(CS-RDE)	Chip-select output delay time	Wait 1	3 X 10 ⁹		
ta(CS-RDE)		Wait 0	$\frac{3 \times 10^{\circ}}{2^{\bullet} \text{ f(f2)}} - 68$		ns
th(WE-CS)			` ,		
th(RDE-CS)	Chip-select hold time		4		ns
,		No wait	1 X 10 ⁹ - 63		
td(An–WE)	Address output delay time	Wait 1	2 • f(f ₂)		ns
td(An-RDE)		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		ns
		No wait	1 X 10 ⁹		
td(A-WE)	Address output delay time	Wait 1	$\frac{1 \times 10^{\circ}}{2 \cdot f(f_2)} - 63$		ns
td(A-RDE)	Address output delay time	Wait 0	3 X 10 ⁹ - 88		ns
		vvait	2 • f(f2)		113
th(WE-An)	Address hold time		$\frac{1 \times 10^9}{1000} - 43$		ns
th(RDE-An)		[N126	2 • f(f2)		
		No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tw(ALE)	ALE pulse width	vvail i	2 🗸 109		
		Wait 0	$\frac{2 \times 10}{2 \cdot f(f_2)} - 43$		ns
		No wait	1 ∨ 109		
. (A ALE)	Address output setup time	Wait 1	$\frac{1 \times 10}{2 \cdot f(f_2)} - 73$		ns
tsu(A-ALE)	radioso output solap limo	Wait 0	$\frac{2 \times 10^9}{2 \times 10^9} - 73$		ns
			2 • f(f2) - 73		113
	Address hold time	No wait	9		ns
th(ALE-A)		Wait 1	1 V 109		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		No wait	4		
td(ALE-WE)	ALE output delay time	Wait 1	4		ns
td(ALE-RDE)		Wait 0	$\frac{1 \times 10^9}{200} - 43$		ns
		Walt 0	2 • f(f2) - 43		
td(WE-DQ)	Data output delay time		1 V 109	90	ns
th(WE-DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
			2 🗸 109		
	WELAWELL pulse width	No wait	$\frac{2 \times 10}{2 \cdot f(f_2)} - 35$		ns
tw(WE)	WEL/WEH pulse width	Wait 1	4 X 109		
		Wait 0	$\frac{-35}{2 \cdot f(f_2)} - 35$		ns
tpxz(RDE-DZ)	Floating start delay time	'		10	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{3 \times 10^9} - 30$		ns
Ψ2Λ(((ΒΕ-Β2)	cag rolodo dolay amo		Z ♥ I(I2)		
		No wait	$\frac{2 \times 10^9}{2 \times t/(2)} - 38$		ns
tw(RDE)	RDE pulse width		2 • f(f ₂) 4 × 10 ⁹		
		Wait 1 Wait 0	$\frac{4 \times 10^{\circ}}{2 \cdot f(f_2)} - 38$		ns
td(RSMP-WE)		Wait U	1 V 109		
td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10}{2 \cdot f(f_2)} - 58$		ns
th(φ 1–RSMP)	RSMP hold time		0	†	ns
td(WE− ∮ 1)	φ 1 output delay time			30	
td(RDE− ∮ 1)	ψ τουιραί delay time		0	30	ns

Notes 1. This applies when the main clock division selection bit = "0".


2. f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".




M37735S4LHP























(When wait bit = "1" or "0" in common)




- Vcc = 2.7 5.5 V
- Input timing voltage: VIL = 0.2Vcc, VIH = 0.8Vcc
 Output timing voltage: VOL = 0.8 V, VOH = 2.0 V





Microprocessor mode (No wait : When wait bit = "1")




- Vcc = 2.7 5.5 V
- Output timing voltage : VoL = 0.8 V, VoL = 2.0 V
- Data input Dmin : VIL = 0.16 Vcc, VIH = 0.5 Vcc





Microprocessor mode

(Wait 1: The external area is accessed when wait bit = "0" and wait selection bit = "1".)




- Vcc = 2.7 5.5 V
- Output timing voltage : Vol = 0.8 V, Voh = 2.0 V
- Data input Dmin : VIL = 0.16 Vcc, VIH = 0.5 Vcc





Microprocessor mode

(Wait 0: The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)




- Vcc = 2.7 5.5 V
- Output timing voltage : Vol = 0.8 V, Vol = 2.0 V
- Data input Dmin : VIL = 0.16 Vcc, VIH = 0.5 Vcc





PACKAGE OUTLINE



MITSUBISHI MICROCOMPUTERS

M37735S4LHP



16-BIT CMOS MICROCOMPUTER

MEMO



MITSUBISHI MICROCOMPUTERS

M37735S4LHP



16-BIT CMOS MICROCOMPUTER

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples

- misubisti Electric Corporation assumes no responsibility for any damage, or immigentent or any timin-party's ngins, originating in the use of any product data, diagrams, charts or circuit application examinates.

 All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The noisy written annoval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

