MITSUBISHI MICROCOMPUTERS M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35052-XXXSP/FP is TV screen display control IC which can be used to display information such as number of channels, the date and messages and program schedules on the TV screen.

In particular, owing to the built-in SYNC-SEP (synchronous separation) circuit, the synchronous correction circuit, the Decoder circuit, and to the Encoder circuit, external circuits can be decrease and character turbulence that occurs when superimposing can be reduced. The processor can conform to the EDS broadcast service and is suitable for AV systems such as VTRs, LDs, and so on.

It is a silicon gate CMOS process and M35052-XXXSP is housed in a 20-pin shrink DIP package, M35052-XXXFP is housed in a 20-pin shrink SOP package.

For M35052-001SP/FP that is a standard ROM version of M35052-XXXSP/FP respectively, the character pattern is also mentioned.

FEATURES

- Screen composition24 characters X 10 lines, 32 characters X 7 lines • Number of characters displayed240 (Max.) • Character sizes available 4 (horizontal) X 4 (vertical) • Display locations available Blinking Character units Cycle: approximately 1 second, or approximately 0.5 seconds Duty : 25%, 50%, or 75% • Data input By the serial input function (16 bits) Background coloring (composite video signal)
- Blanking

Total blanking (14 X 18 dots)

Border size blanking

Character size blanking

- Synchronizing signal
 - Composite synchronizing signal generation

(PAL, NTSC, M-PAL)


- 2 output ports (1 digital line)
- Oscillation stop function

It is possible to stop the oscillation for synchronizing signal generation

- Built-in half-tone display function
- Built-in reversed character display function
- Built-in Decoder (NTSC only)
- Built-in Encoder (NTSC only)
- Built-in synchronous correction circuit
- Built-in synchronous separation circuit

APPLICATION

TV, VCR, Movie





M35052-XXXSP/FP


SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Symbol	Pin name	Input/ Output	Function
OSC1	Clock input	Input	This is the filter output pin 1.
TESTA	Test pin		This is the pin for test. Connect this pin to GND during normal operation.
CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.
SCK	Serial clock input/ output	Input	When $\overline{\text{CS}}$ pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.
SIN	Serial data input	Input/ Output	This is the pin for serial input of data and addresses for the display control register and the display data memory. Also, serially outputs decode data according to the settings in the relevant registers (serial I/O).
ĀC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.
VDD2	Power pin	_	Please connect to +5V with the analog circuit power pin.
CVIDEO	Composite video signal output	Output	This is the output pin for composite video signals. It outputs 2VP-P composite video signals. In superimpose mode, character output etc. is superimposed on the external composite video signals from CVIN.
LECHA	Character level input	Input	This is the input pin which determines the "white" character color level in the composite video signal.
CVIN	Composite video signal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin.
EDO	Encode data output	Output	This is the output pin for encode data. It outputs three-value data.
TESTB	Test pin	_	This is the pin for test. Connect this pin to GND during normal operation.
P0	Port P0 output	Output	This pin outputs the port output or BLNK1 (character background) signal.
P1	Port P1 output	Output	This pin outputs the port output or CO1(character) signal.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin (Analog side).
OSCIN	fsc input pin for synchronous signal generation	Input	This is the input pin for the sub-carrier frequency (fsc) for generating a synchronous signal. A frequency of 3.580MHz is needed for NTSC, and a frequency of 4.434MHz in needed for PAL and 3.576MHz is needed for M-PAL.
CP2	Filter output	Output	Filter output pin 2.
HOR	Horizontal synchro- nizing signal input	Input	This is the input pin for external composite video signals. This pin inputs the external video signal clamped sync-chip to 1.5V, and internally carries out synchronous separation.
VDD1	Power pin	_	Please connect to +5V with the digital circuit power pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 0016 to EF16 are assigned to the display RAM, address F016 to F816 are assigned to the display control registers.

The internal circuit is reset and all display control registers (address F016 to F816) are set to "0" and display RAM (address 0016 to EF16) are RAM erased when the \overline{AC} pin level is "L".

Set "0" in any of DA7, DAD through DAF of addresses 0016 through EF16, and of DAE and DAF of addresses F016 through F816. Setting the blank code "FF16" as a character code is an exception. TESTn (n: a number) is MITSUBISHI test memory, so be sure to observe the setting conditions.

Bit Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
0016	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	
ı				Reversed character	Blinking	II - 1	ode dat					Cha	racter	code			Display RAM
EF16	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	СЗ	C2	C1	C0	
F016	0	0	TEST25	W/R	TEST11	TEST10	DECB1	DECB0	SYSEP1	SYSEP0	SEPV1	SEPV0	PTD1	PTD0	PTC1	PTC0	Port output specify and so on
F116	0	0	TEST26	DVP4	DVP3	DVP2	DVP1	DVP0	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display start position and Decode position specify
F216	0	0	TEST27	EVP4	EVP3	EVP2	EVP1	EVP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display start position and Encode position specify
F316	0	0	TEST28	TEST12	EFLD1	EFLD0	DFLD1	DFLD0	VSZ21	VSZ20	VSZ11	VSZ10	HSZ21	HSZ20	HSZ11	HSZ10	Character size and Encode•Decode specify
F416	0	0	TEST29	TEST14	TEST13	SPACE	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0	Display mode specify
F516	0	0	TEST30	TEST19	MB/LB	TEST17	TEST16	TEST15	EQP	PALH	MPAL	INT/NON	N/P	BLINK2	BLINK1	BLINK0	Blinking specify and so on
F616	0	0	TEST31	TEST2	TEST1	TEST0	LBLACK	LIN24/32	BLKHF	BB	BG	BR	LEVEL0	PHASE2	PHASE1	PHASE0	Raster color specify
F716	0	0	TEST32	TEST24	RGBON	TEST22	CL17/18	CBLINK	CURS7	CURS6	CURS5	CURS4	CURS3	CURS2	CURS1	CURS0	Cursor display specify
F816	0	0	LEVEL1	EHP4	EHP3	EHP2	EHP1	EHP0	RAMERS	DSPON	STOP1	STOPIN	SCOR	EX	BLK1	BLK0	Control display and so on

Fig. 1 Memory constitution (M35052-XXXSP/FP)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen consitution (24 characters X 10 lines) is shown in Figure 2 the screen constitution (32 characters X 7 lines) is shown in 3.

	_	7	က	4	2	9	7	∞	တ	10	10 11 12 13 14 15	12	13	4	~		16	17 18		19	20	21	22	23	24
	0016 0	116)216 (3316	0416	0516	3 0616	3 0716	0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116 1216 1316 1416	9160	3 OA10	60B1	6 OC1	60D1	9 OE	16 OF	16 1(1910	116	216 1	316		1516	1616	1716
· ~	1816 19	1916	1A16	1B16	1C16	1D1(3 1E16	3 1F1	1C16/1D16/1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C16 2D16 2E16 2F16	2116	3 2216	3 2316	5 241	6 251	6 26	16 27	16 28	316 2	916	A162	B16	2C16	2D16	2E16	2F16
1 (1)	3016 3	116	3116 3216	3316	3416	3516	3316 3416 3516 3616	371	3716 3816	3916	3A1	3A16 3B16 3C16 3D16 3E16 3F16 4016 4116 4216 4316	e 3C1	63D1	e 3E	16 3F	16 4(716 4	116 4	216 4	316	4416 4516	4516	4616	4716
-4	4816 49	916	A16	1B16	4C16	4D1(34E16	3 4F1	4916 4A16 4B16 4C16 4D16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C16 5D16 5E16 5F16	5116	5 5216	5 5316	541	6 551	999	16 57	16 58	316 5	916	A165	B16	3C16	5D16	5E16	5F16
_	6016 6	6116	3216	3316	6416	6516	6216 6316 6416 6516 6616	6714	6716 6816 6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616	9169	9 6A1	6 6B1	66C1	66D1	9 9 P	16 6F	16 7(7 910	116 7	216 7	316	7416	7516	7616	7716
_	7816 79	7916 7	7A16	7B16	7C16	7D1(3 7E16	3 7F1	7A16 7B16 7C16 7D16 7E16 7F16 8016 8116	8116	3 8216	8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C16	841	6 851	98 9	16 87	16 88	316 8	916	A168	B16	3C16	8D16	8D16 8E16	8F16
رن _ا	9016 97	116	9216	3316	9416	9216	9116 9216 9316 9416 9516 9616	3 9714	9716 9816 9916 9A16 9B16 9C16 9D16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616 A716	9916	3 9A1	6 9B1	69C1	69D1	9E	16 9F	16 A(016 A	116 A	216 A	316	A416	A516	A616	A716
4	A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA16 BB16 BC16 BD16 BE16 BF16	916	A16/	\B16/	AC16	AD1	3AE1(3 AF1	3 B 016	B116	B21	6 B31	6 B41	6 B51	e B6	16 B7	716 B	816 B	916 B	A16B	B16	3C16	BD16	BE16	BF16
U	2016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716	116	3216	3316	C416	C516	3C616	3 C71	3C816	C31	6CA1	6CB1	င္သ	6CD	eCE	16CF	-16 D(016 D	116 D	216 E	316	D416	D516	D616	D716
	D816 D916 DA16 DB16 DC16 DD16 DE16 DF16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 E416 E816 E016 ED16 EE16	916 E)A16)B16	JC16	9	eDE16	3DF1	5 E 016	E116	6 E21(6 E31	6 E41	6 E51	9 E6	16 E7	716 E	816 E	916 E	A16E	B16	EC16	ED16	EE16	EF16

Fig. 2 Screen constitution (24 characters X 10 lines)

		_	_	_	_	_		_	
	32	1F16	3F16	5F16	7F16	9F16	BF16	DF16	
	31	1E16	3E16	5E16	7E16	9E16	BE 16	DE16	
	30	1D16	3D16	5D16	7D16	9D16	врие	DD16	
	29	1C16	3C16	5C16	7C16	9C16	BC16	DC16	
'	28	1B16	3B16	5B16	7B16	9B16	3B16	JB 16	
'	27	1A16	3A16	5A16	7A16	9A16	3A16	JA16	
'	26	1916	3916	5916	7916	9916	3916	J 916[
'	25	1816	3816	5816	7816	9816	3816	J 816	
-	24	1716	3716	5716	7716	9716	3716)716	
'	23	919	3616	9199	616 7	9616	3616)616	
-	22	516 1	3516	516	516 7	9216	3516 E)516	
-	21	416 1	416	416	416 7	1416	3416E)416	
-	20 21	316 1	316 3	316 5	316 7	316	316 E	316	
-		216 1	216 3	216 5	216 7	216 9	216 B	216D	
-	18 19	116	1163	1165	116 7	1169	116 B	116 D	
-	17	016 1	016 3	016 5	016 7	016	016 B	016 D	
	16	F16 1	F16 3	F16 5	F16 7	F16 9	F16B	F16D	
-	15	E16 0	E16 2	E16 4	E16 6	E16	E16 A	E16C	
	4	016	216	J16 4I	J16 6I	216 81	J16A	D16C	dress
	13	316 01	316 21	316 41	316 61	316 81	316 AI	216CI	Mad
	2	316 00	316 20	316 4(316 60	316 80	316 A(316C	v RA
	10 11 12	\16 0E	\16 ZE	\16 4E	116 GE	\16 8E	416 AE	A16CE	elasik
	0	16 04	116 24	116 4	116 64	116 84	16 A)16C	the
	9	16 09	16 29	16 49	16 69	16 89	16 AS	316 CS	works
		16 08	16 28	16 48	16 68	16 88	16 A8	16 CE	Sex
		0616 0716 0816 0916 0816 0816 0616 0016 0616 0616 1016 1116 1216 1316 1416 1516 1616 1716 1816 1916 1416 1816 16	2616 2716 2816 2916 2A16 2B16 2C16 2D16 2E16 2F16 3016 3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C16 3D16 3E16 3F16	4616 4716 4816 4916 4A16 4A16 4B16 4C16 4D16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C16 5D16 5E16 5F16	6616 6716 6816 6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7916 7A16 7B16 7C16 7D16 7E16	8616 8716 8816 8916 8A16 8B16 8C16 8D16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C16 9D16 9E16 9F16	A616 A716 A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA16 BB16 BC16 BD16 BE16 BF16	Շ616 C716 C816 C916 CA16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716 D816 D916 DA16 D616 D616 DF16 DF16 DF16 DF16	the boxes show the display RAM address
)	16 26	16 46			_	\sim	.⊆
	9	16 05	16 25	16 45	16 65	16 85	16 A5	16 C5	mhei
	2	16 04	16 24	16 44	16 64	16 84	16 A4	16 C4	l let
	4	6 03	6 23	6 43	6 63	6 83	16 A3	16 C3	Jecim
	က	6 021	6 221	6 421	6 621	6 821	6 A21	6 C21	Jexac
	7	011	5 211	5 411	9 611	8016 8116 8216 8316 8416 8516	A016 A116 A216 A316 A416 A516	6C11	The
	S /	0016 0116 0216 0316 0416 0516	2 2016 2116 2216 2316 2416 2516	3 4016 4116 4216 4316 4416 4516	6016 6116 6216 6316 6416 6516	801		7 C016 C116 C216 C316 C416 C516	Notes 1. The hexadecimal numbers
	Kows	~	7	3	4	2	9	7	Not

Notes 1. The hexadecimal numbers in the boxes show the display RAM address.

2. When 32 characters × 7 lines are displayed, set blank code "FF16" to character code of addresses E016 to EF16.

Fig. 3 Screen constitution (32 characters X 7 lines)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display RAM DESCRIPTION

Display RAM Address 0016 to EF16

DA	Name		Contents	Remarks
0~C	Name	Status	Function	Remarks
0	C0	0	Set ROM-held character code of a character needed	
	(LSB)	1	to display.	
1	C1	0		
_ '	01	1		
2	C2	0		
	02	1		
3	C3	0		
	03	1		
4	C4	0		
	04	1		
5	C5	0		
	03	1		
6	C6	0		
	(MSB)	1		
7		0	Set to "0" during normal operation	(Note 2)
,		1	Can not be used	
8	EC0	0	When EFILD1, 0=1, 0 or 0, 1, set code of the data	Refer to encode function.
	200	1	needed to encode.	
9	EC1	0	When RGBON=1, set background color by character unit.	Refer to supplemental explanation (4).
	201	1		explanation (4).
A	EC2	0		
	LOZ	1		
В	BLINK	0	No blinking	Refer to BLINK2 to 0
	DEINIX	1	Blinking	(address F516)
С	REV	0	Normal character	
	INE V	1	Reversed character	

Notes 1. Resetting at the \overline{AC} pin RAM-erases the display RAM, and the status turns as indicated by the mark \bigcirc around in the status column.

2. Set to "1" only when you set a blank code.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display control register

(1) Address F0₁₆

DA	Register			С	ontents		Remarks
0~D	Register	Status			Functio	n	Remarks
0	PTC0	0	P	output (port	0)		Port output control
U	PICO	1	BL	NK1 output			
4	DTO4	0	P1	output (port	1)		
1	PTC1	1	C	O1 output			Refer to supplemental explanation (5)
	DTD:	0	lt i	s negative po	larity at P0 ou	tput "L", BLINK1 output.	Control the port data
2	PTD0	1	lt i	s positive pola	arity at P0 out	put "H", BLINK1 output.	
_		0	lt i	s negative po	larity at P01 c	output "L", CO1 output.	
3	PTD1	1	+-			utput "H", CO1 output.	Refer to supplemental explanation (5)
		0	+	should be fixe			Specifies the vertical synchronous
4	SEPV0	1	Ca	an not be used	 d.		separation criterion
		0	lt :	should be fixe	d to "0".		_
5	SEPV1	1	_	an not be used			Refer to supplemental explanation (1)
		0		SYSEP1	SYSEP0	Bias potential	Specifies the sync-bias potential
6	SYSEP0	1	_	0	0	Can not be used.	, , , , , , , , , , , , , , , , , , , ,
		0	-	0	1	Can not be used.	
7	SYSEP1	1	-	1	1	1.75V Can not be used.	
		0		DECB1	DECB0	Specifies the decoding bias	
8	DECB0	1	_	0	0	potential	
		0	_	0	1		
9	DECB1	1		1	1		
		0	-	an not be used	-		
Α	TEST10	1	_	should be fixe		_	
		0	+				
В	TEST11	1	-	should be fixe			_
		'	+	an not be used			
С	W/R	0	In	out data from	SIN pin		Control data I/O
C	VV/R	1	Oı	utput data fron	n SIN pin (No	te 2)	Refer to decode data output timing.
D	TEST25	0	lt s	should be fixe	d to "0".		
5	120120	1	Ca	an not be used	d.	<u> </u>	

Notes 1. The mark o around the status value means the reset status by the "L" level is input to \overline{AC} pin.

2. Not necessary to release after setting \overline{W}/R to "1". Turn \overline{CS} to "H" to switch over to input mode.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address F116

DA	Register		Contents	Remarks
0~D	Register	Status	Function	Remarks
0	HP0	0	Let horizontal display start position be HS,	Set the horizontal display start
U	(LSB)	1		position by use of HP7 through HP0. HP7 to HP0 = (00000000)
1	HP1	0	$HS=T \times (\sum_{n=0}^{7} nHPn+6)$	to (00001111) setting is
ı	ne i	1	HOR HOR	forbidden.
2	HP2	0]	
2	I IP2	1	1	
2	LIDO	0	1	It can be set this up to 240 steps
3	HP3	1		in increments of one T.
	1154	0	1 5	
4	HP4	1	Character	
	LIDE	0	displaying	
5	HP5	1	area	
		0		
6	HP6	1	T: The oscillation cycle of display clock	
_	HP7	0		
7	(MSB)	1		
	DVP0	0	Let the slice lines be DVS,	Set the slice lines (horizontal
8	(LSB)	1	1	scanning lines) under decoding
	5) (5)	0	$DVS = \sum_{n=0}^{4} DVPn + 6$	by use of DVP4 through DVP0. DVP4 to DVP0 = (00000) to
9	DVP1	1	_ n=0	(00011) setting is forbidden.
	D) /Do	0		Thus, it can be defined a setting
Α	DVP2	1		up to 26 steps covered by a
		0		range from line 10 to line 35.
В	DVP3	1		Refer to supplemental
	DVP4	0	1	explanation (2) about slice lines (DVS).
С	(MSB)	1	-	
		0	It should be fixed to "0".	
D	TEST26	1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address F216

DA	Register		Contents	Remarks
0~D	Register	Status	Function	Remarks
0	VP0	0	Let vertical display start position be VS,	Set the vertical display start
U	(LSB)	1		position by use of VP7 through VP0. VP7 to VP0 = (00000000)
1	VP1	0	$VS=HX\sum_{n=0}^{7}VPn$	to (00000110) setting is
•	VIII	1	HOR	forbidden.
2	VP2	0		
2	VFZ	1	1	It can be set this up to 249 steps
3	VP3	0	─	in increments of one H.
3	VPS	1	_	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
4	VP4	0		VP7 to VP0 = (00000000) to (00100011) setting is forbidden.
4	VF4	1	Character	(correct ty county to torbidden.
_	\/D5	0	displaying	
5	VP5	1	area	
6	VP6	0		
О	VP6	1	II. The assillation evals of havinantal	
7	VP7	0	 H: The oscillation cycle of horizontal synchronous signal 	
1	(MSB)	1		
8	EVP0	0	Let the encode lines be EVS,	Sets the lines (horizontal
0	(LSB)	1	Ī.,	scanning lines) under encoding by use of EVP4 through EVP0.
9	EVP1	0	$= VS = \sum_{n=0}^{4} EVPn + 6$	EVP4 to EVP0 = (00000) to
9	EVPI	1		(00011) setting is forbidden.
Δ.	EVP2	0		Thus, it can be defined a setting
Α	EVP2	1		up to 26 steps covered by a range from line 10 to line 35.
В	EVP3	0	1	Refer to supplemental
Ь	EVF3	1		explanation (2) about the encode
С	EVP4	0		lines (EVS).
C	(MSB)	1	7	
	TEST27	0	It should be fixed to "0".	
D	16012/	1	Can not be used.	



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F316

DA	Register		C	Contents		Remarks
0~D	Register	Status		Functi	on	Remarks
	110740	0	HSZ11	HSZ10	Horizontal direction size	Character size setting in the
0	HSZ10	1	0	0	1T/dot	horizontal direction for the first
		0	0	1	2T/dot	line.
1	HSZ11		1	0	3T/dot	
		1	1	1	4T/dot	
	110700	0	HSZ21	HSZ20	Horizontal direction size	Character size setting in the
2	HSZ20	1	0	0	1T/dot	horizontal direction for the 2nd
			0	1	2T/dot	line to 10th line.
3	HSZ21	0	1	0	3T/dot	
		1	1	1	4T/dot	
	\/O7/0	0	VSZ11	VSZ10	Vertical direction size	Character size setting in the
4	VSZ10	1	0	0	1H/dot	vertical direction for the first line.
			0	1	2H/dot	
5	VSZ11	0	1	0	3H/dot	
Ŭ	10211	1	1	1	4H/dot	
		0	VSZ21	VSZ20	Vertical direction size	Character size setting in the
6	VSZ20	1	0	0	1H/dot	vertical direction for the 2nd line
			0	1	2H/dot	to 10th line.
7	VSZ21	0	1	0	3H/dot	
	10221	1	1	1	4H/dot	
		0	DFLD1	DFLD0	Field detection	Specifies the field determination
8	DFLD0	1	0	0	OFF	procedure in relation to the
			0	1	The first field	Decoding functions.
9	DFLD1	0	1	0	The second field	Refer to supplemental
Ŭ	DI LD I	1	1	1	Can not be used	explanation (2).
		0	EFLD1	EFLD0	Field detection	Specifies the field determination
Α	EFILD0	1	0	0	OFF	procedure in relation to the
		· ·	0	1	The first field	Encoding functions.
В	EFLD1	0	1	0	The second field	Refer to supplemental
		1	1	1	Can not be used	explanation (2).
С	TEST12	0	It should be fixe	ed to "0".		
C	153112	1	Can not be use	d.		
_		0	It should be fixe	ed to "0".		
D	TEST28	1	Can not be use	d.		



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F416

0~D 0	DSP0	Status			Function		Remarks
	DSP0				Function		
	DSPU						Set the display mode of line 1.
1		1	1		I		
'	DSP1	0	BLK1	BLK0	DSPn= "1" Matrix-outline border	DSPn= "0"	Set the display mode of line 2.
	DSF1	1	0	0	size	Matrix-outline size	
2	DSP2	0	0	1	Border size	Character size	Set the display mode of line 3.
2	DSP2	1	1 1	0	Matrix-outline size	Border size	
3	DSP3	0] [1	1	Character size	Matrix-outline size	Set the display mode of line 4.
	DSP3	1			BLK0 and BLK1 (a		
4	DSP4	0			eneric name for I	DSP0 to DSP9. Illed independently.	Set the display mode of line 5.
4	D5P4	1		, 10 501	o aro odori comire	mod indopondonaly.	
5	DSP5	0	1				Set the display mode of line 6.
5	DSP5	1	1				
6	DSP6	0	1				Set the display mode of line 7.
6	DSP6	1	1				
7	DSP7	0	1				Set the display mode of line 8.
'	DSF1	1]				
8	DSP8	0					Set the display mode of line 9.
	DSF6	1					
9	DSP9	0					Set the display mode of line 10.
	DSF9	1]				
		0	Normal di	splay			Put a space line between line 2
A	SPACE	1	Put a spa between l		etween line 2 and d line 9.	l line 3, and	and line 3 in displaying 32 characters.
		0	It should I	be fixed	to "0".		
В	TEST13	1	Can not b	e used.			
		0	It should I	be fixed	to "0".		
С	TEST14	1	Can not b	e used.			
	TEOTO	0	It should I	oe fixed	to "0".		
D	TEST29	1	Can not b	e used.			



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F516

DA	Dominton		Contents	5 .
0~D	Register	Status	Function	Remarks
0	DUNIZO	0	BLINK0 BLINK1 Duty	Blinking duty ratio can be
	BLINK0	1	0 0 Blinking off	altered. (Note)
		0	0 1 25% 1 0 50%	
1	BLINK1	1	1 1 75%	
2	BLINK2	0	Division of vertical synchronizing signal into 1/64. Cycle approximately 1 second.	Blinking cycle can be altered.
	BENTAL	1	Division of vertical synchronizing signal into 1/32. Cycle approximately 0.5 second.	
	N/P	0	NTSC, M-PAL mode	Refer to register MPAL
3	IN/P	1	PAL mode	
4	INT/NON	0	Interlace	Scanning lines control (only in
4	INT/NON	1	Non interlace	internal synchronization)
5	MPAL	0	N/P MPAL Synchronous mode 0 0 NTSC 0 1 M-PAL 1 0 PAL	Synchronizing signal is selected with this register and $\overline{\text{N}}/\text{P}$ register.
		1	1 0 PAL 1 Not available	
6	PALH	1	PALH INT/NON Number of scanning lines 0 625H lines 0 1 626H lines 0 627H lines 1 1 628H lines 0 6	It should be fixed to "0" at NTSC
-	EQP	0	Not include the equivalent pulse.	Effective only at non-interlace
7	EQP	1	Include the equivalent pulse.	
	TEOT45	0	It should be fixed to "0".	
8	TEST15	1	Can not be used.	
	TEOT40	0	It should be fixed to "0".	
9	TEST16	1	Can not be used.	
^	TEOT47	0	It should be fixed to "0".	
Α	TEST17	1	Can not be used.	
В	MB/LB	0	Output from MSB side	Setting the decode data output
В	IVID/LD	1	Output from LSB side	form
	TEST19	0	It should be fixed to "0".	
С	153119	1	Can not be used.	
D	TEST30	0	It should be fixed to "0".	
	. 23100	1	Can not be used.	

Note. To flash a character, set 1 to DAB (the flash bit) of the display RAM.



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address F616

DA	Dominton			(Contents			
0~D	Register	Status			Fur	nction		Remarks
		0		ППЛОЕЗ	PHASE1	DHASEO	Raster	Raster color setting
0	PHASE0		-	0 0	0	0	Black	Refer to supplemental
		1		0	0	1	Red	explanation (3) about video signal level
				0	1	0	Green	
1	PHASE1	0		0	1	1	Yellow	
		1		1	0	0	Blue	
			-	1	0	1	Magenta	
_		0		1	1	0	Cyan	
2	PHASE2			1	1	1	White	
		1						
3	LEVEL0	0	Inter	nal bias off				Generates bias potential for
-		1	Inter	nal bias on	l			composite video signals
		0		ВВ	BG	BR	Character back- ground color	Character background color
4	BR		+	0	0	0	ground color Black	setting. Refer to supplemental
		1		0	0	1	Red	explanation (3) about video
		0		0	1	0	Green	signal level
5	BG	<u> </u>		0	1	1	Yellow	
		1		1	0	0	Blue	
			-	1	0	1	Magenta	
		0		1	1	0	Cyan	
6	ВВ	4		1	1	1	White	
		1		L	I	l		
7	BLKHF	0	The I	halftone dis	splaying "C	OFF" in sup	perimpose	This register is available in the
		1	+	halftone dis			erimpose	superimpose displaying only. (Not
8	LIN24/32	0	+	naracters >				"1" setting is forbidden under
		1	_	naracters >		splay		encoding.
9	LBLACK	0		king level I				Set a blackness level
		1		king level I				
Α	TEST0	0		ould be fixe				
		1		not be use				
В	TEST1	0		ould be fixe				
		1		not be use				
С	TEST2	0		ould be fixe				
		1		not be use				
D	TEST31	0		not be use				
		1	It sho	ould to be f	ixed to "1"	•		

Note. It is neccessary to input the external composite video signal to the CVIN pin, and externally connect a 100 to 200Ω register in series.



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address F716

DA	Register		Contents	Develope
0~D	Register	Status	Function	Remarks
0	CUR0	0	Let cursor displaying address be CURS,	Set the cursor displaying
0	CONO	1		address by use of CUR7 through CUR0.
1	CUR1	0	7	CUR7 to CUR0 ≥ (11110000)
'	COKT	1	CURS=52nCURn	setting is forbidden under 24
2	CUR2	0		characters display.
2	OOKZ	1		CUR7 to CUR0 ≥ (11100000)
3	CUR3	0		setting is forbidden under 32 characters display.
0	CONO	1		Set CUR7 to CUR0 = (11111111)
4	CUR4	0		under cursor is not be displayed.
7	001(4	1		The cursor displaying address
5	CUR5	0		(CURS) is correspond to display construction.
0	CONO	1		Construction.
6	CUR6	0		
	CONO	1		
7	CUR7	0		
•	00111	1		
8	CBLINK	0	No blinking	The cursor blinking setting
	OBLINIT	1	Blinking	
9	CL17/18	0	Cursor displaying at the 17th dot by vertical direction.	Refer to character construction.
	021710	1	Cursor displaying at the 18th dot by vertical direction.	
Α	TEST22	0	It should be fixed to "0".	
,,	120122	1	Can not be used.	
В	RGBON	0	Normal	Refer to supplemental
	NODO!	1	Character background coloring	explanation (4).
С	TEST24	0	It should be fixed to "0".	
•	120121	1	Can not be used.	
D	TEST32	0	It should be fixed to "0".	
	120102	1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address F816

DA	Register			Co	ntents		Domostro
0~D	Register	Status			Function		Remarks
		0			1		Display mode
0	BLK0		BLK1	BLK0	DSPn= "1"	DSPn= "0"	(BLNK output) variable
		1	0	0	Matrix-outline border size	Matrix-outline size	
			0	1	Border size	Character size	
		0	1	0	Matrix-outline size	Border size	
1	BLK1	1	1	1	Character size	Matrix-outline size	
2	EX	0	External	synchror	nization		Synchronizing signal switching
2	LX	1	Internal s	ynchron	ization		(Note1)
3	SCOR	0	Superimp	ose moi	notone display		"1" setting is forbidden at internal synchronous or PAL, M-PAL
3	SCOK	1	Superimp	ose colo	oring display (only	NTSC)	mode displaying.
4	STOPIN	0	fsc input	mode			OSCIN oscillation control
4	STOPIN	1	Can not b	oe used.			
5	STOP1	0	Oscillatio	n VCO fo	or display		Control oscillation VCO for
3	31011	1	Stop osci	llation V	CO for display		display
6	DSPON	0	Display C)FF			
0	DOI ON	1	Display C	N			
7	RAMERS	0	RAM not	erased			This register does not exist
,	IVAIVIERO	1	RAM eras	sed			(Note 3).
8	EHP0	0	Let encod	de data p	orogramming star	t position be EHS,	Set encode start position by use
0	LITEO	1] .				of EHP4 through EHP0.
9	EHP1	0	EHS= $\sum_{n=0}^{4}$	EHPn+6	5		EHP4 to EHP0 = (00000) to
9	LIII I	1					(01111) is setting forbidden.
Α	EHP2	0					Refer to encode function (3)
Α	LITE	1					(0)
В	EHP3	0					
	LITES	1					
С	EHP4	0					
	LI 11 7	1					
D	LEVEL1	0	Internal b	ias OFF			Generates bias potential for decod-
	LLVELI	1	Internal b	ias ON			ing and synchronous separation.

Notes 1. In dealing with the internal synchronization, cut off external video signals outside the IC. The leakage of external input video signals can be avoided.

- 2. In displaying color superimposition, enter into the OSCIN pin the fsc signal that phase-synchronizes with the color burst of the composite video signals (input to the CVIN pin).
- 3. Erases all the display RAM. The character code turns to blank-FF16, the encode data bit and the blinking bit turn to "1" respectively, and reversed character bit turns to "0".



Supplemental explanation about display control register

(1) How to effect synchronous separation from composite video signals

Synchronous separation is effected as follows depending on the width of L-level of the vertical synchronous period.

- 1. Less than 8.4µs ······ Not to be determined to be a vertical synchronous signal.
- 2. Equal to or higher than 8.4µs but less than 15.6µs ······ When two clocks continue, if take place, it is "L" period is determined to be a vertical synchronization signal.
- 3. Equal to or higher than 15.6µs ······ It is "L" period is determined to be a vertical synchronous signal with no condition.

The determination is made at the timing indicated by V in Fig.3 either in case 2 or in case 3.




Fig. 4 The method of synchronous separation from composite video signal.

(2) Field definition




Fig. 5 Field definition

★ A horizontal scanning line number corresponds to slice lines DVP4 through DVP0 (address F116) and to encode lines EVP4 through EVP0 (address F216).



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Video signal level

1/00		ω.	To		25°C
VDD	: ၁	.uv.	ıа	:	25°C

Color	Phase ar	ngle (rad)	Brig	htness leve	l (V)	Amplitude	e ratio (to co	olor burst)
Coloi	NTSC method	PAL, M-PAL method	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync-chip	_	_	1.3	1.5	1.7	_	_	_
Pedestal	_	_	1.9	2.1	2.3	_	_	_
Color burst	0	±4π/16	1.9	2.1	2.3	_	1.0	_
Black	_	_	2.1	2.3	2.5	_	_	-
Red	7π/16±2π/16	±7π/16±2π/16	2.3	2.5	2.7	1.5	3.0	4.5
Green	27π/16±2π/16	∓5π/16±2π/16	2.7	2.9	3.1	1.4	2.8	4.2
Yellow	π/16±2π/16	±π/16±2π/16	3.1	3.3	3.5	1.0	2.0	3.0
Blue	17π/16±2π/16	∓15π/16±2π/16	2.0	2.2	2.4	1.0	2.0	3.0
Magenta	11π/16±2π/16	±11π/16±2π/16	2.5	2.7	2.9	1.4	2.8	4.2
Cyan	23π/16±2π/16	∓9π/16±2π/16	2.9	3.1	3.3	1.5	3.0	4.5
White	_	_	3.1	3.3	3.5	_	_	-




Fig. 6 Bector phases

(4) Setting RGBON (address F716)

a) When encode is off EFILD1, 0 (address F316) = 0,0 Encode setting Not effected

RGBON = "0" Sets background colors depending on BB, BG, and BR (address F616), screen by screen.

RGBON = "1" Sets background colors depending on EC2 to EC0 (address 0016 to EF16), character by character. The color setting is shown below.

b) When encode is on ... EFILD1, 0 (address F316) = 0, 1 or 1, 0
 Encode setting Sets encode data depending on EC2 through
 EC0. (Refer to the encode functions for details.)

RGBON = "0" Sets background colors depending on BB, BG and BR (address F616) screen by screen.

RGBON = "1" This setting can not be used.

(When encode is on, setting RGBON to "1" results in setting both encode data and background colors depending on the same memory (EC2 through EC0), so this setting can not be used.

Color Setting

EC2	EC1	EC0	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Port output and BLNK1, CO1 output




Fig. 7 Example of port control

(6) Setting conditions for oscillating or stopping the display clock

	at display clock operating	at display clock stop
STOP1	0	1
DSPON	1	0
CS pin	L	Н

STOP1, DSPON (Address F816)

(7) Setting condition at LEVEL0,1

	Operation state (0	Now-working condition	
	Internal synchronous	External synchronous	(no characters are displayed)
LEVEL0	1	1	0
LEVEL1	0	1	0

LEVEL0 (address F616), LEVEL1 (address F816)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORMS

(2) Border size

M35052-XXXSP/FP has the following four display forms as the blanking function, when CO1 and BLNK1 are output.

(1) Character size : Blanking same as the character size.

ractor

(3) Matrix-outline size: Blanking the background as a size from all

: Blanking the background as a size from cha-

character font size.

(4) Matrix-outline : Blanking the background as a size from all

border size character font size.

Border display.

This display format allows each line to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 8 Display forms at each display mode



DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by then serial input function. Example of data setting is shown in Figure 9. Owing to automatic address increment, not necessary to enter addresses for the second and subsequent data.

In automatically, the next of address F816 is assigned to address

0016.

Fig. 9 shows an example of data serially enter	ed.
--	-----

	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Remarks			
Address (F816)	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	Specify address			
Data (F816)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display OFF			
Data (0016)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0				
Data (0116)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0				
ì					≀								≀				Specify address display RAM 0 to EF16.			
Data (EE16)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	C0	-1 10:			
Data (EF16)	0	0	0	REV	BLINK	EC2	EC1	EC0	0	C6	C5	C4	C3	C2	C1	CO				
Data (F016)	0	0	0	W/R	0	1	0	0	1	0	0	0	PTD 1	PTD 0	PTC 1	PTC 0				
Data (F116)	0	0	0	DVP 4	DVP 3	DVP 2	DVP 1	DVP 0	HP 7	HP 6	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0				
Data (F216)	0	0	0	EVP 4	EVP 3	EVP 2	EVP 1	EVP 0	VP 7	VP 6	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0				
Data (F316)	0	0	0	0	EFLD 1	EFLD 0	DFLD 1	DFLD 0	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10	Specify address			
Data (F416)	0	0	0	0	0	SPACE	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0	register F016 to F716.			
Data (F516)	0	0	0	0	MB/LB	0	0	0	EQP	PALH	MPAL	INT /NON	N/P	BLINK 2	BLINK 1	BLINK 0				
Data (F616)	0	0	1	0	0	0	LBLACK	LIN 24/32	BLKHF	ВВ	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE 0				
Data (F716)	0	0	0	0	RGBON	0	CL 17/18	CBLINK	CURS 7	CURS 6	CURS 5	CURS 4	CURS 3	CURS 2	CURS 1	CURS 0				
Data (F816)	0	0	LEVEL 1	EHP 4	EHP 3	EHP 2	EHP 1	EHP 0	RAM ERS	DSPON	STOP 1	STOP IN	SCOR	EX	BLK 1	BLK 0	Display ON			

Fig. 9 Example of data setting by the serial input function



SERIAL DATA INPUT TIMING

- (1) The address consists of 16 bits.
- (2) The data consists of 16 bits.
- (3) The 16 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 10 Serial input timing

Output timing of decode data

- (1) Setting "1" in the W/R register activates output mode.
- (2) Outputs decode data in 16 clocks of the SCK after switching over to output mode. (Do not enter the SCK for more than 16 clocks.)
- (3) Raising the $\overline{\text{CS}}$ signal deactivates output mode. (To switch over to input mode, cause $\overline{\text{CS}}$ to fall.)
- (4) If no data are present, or if data have already been read, 000016 is output.




Fig. 11 Decode data output timing



Encode functions (effective for NTSC only)

(1) Setting encode data

Setting data code (000 – 111) in EC0 through EC2 (bits DA8 through DAA) of the display RAM (addresses 0 through EF16) encodes. A sample setting and data code are shown below.




Fig. 12 An example of data code setting



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Setting addresses

Set encode data in EC0 through EC2 of addresses (that correspond to an extent from the first character to the thirteenth character in each line as appearing on the screen.) Set "111" to EC2 through EC0 of all the addresses in which set no encode data.

Screen																								
	The f	irst cl	narac	ter							Т	he 13	th ch	aracte	er						. The	24th	char	acter
line 1	0016	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0C16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	1716
line 2	1816	1916	1A16	1B16	1C16	1D16	1E16	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F16
line 3	3016	3116	3216	3316	3416	3516	36 16	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	41 16	4216	4316	4416	4516	46 16	4716
line 4	4816	4916	4A16	4B16	4C16	4D16	4E16	4F16	5016	5116	5216	5316	5416	5516	5616	5716	5816	5916	5A16	5B16	5C16	5D16	5E16	5F16
line 5	6016	61 16	6216	6316	6416	6516	6616	6716	6816	69 16	6A16	6B16	6C16	6D16	6E16	6F16	7016	7116	7216	7316	7416	7516	7616	7716
line 6	7816	7916	7A16	7B16	7C16	7D16	7E16	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	8916	8A16	8B16	8C16	8D16	8E16	8F16
line 7	9016	9116	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	A716
line 8	A816	A916	AA16	AB16	AC16	AD16	AE16	AF16	B016	B116	B216	B316	B416	B516	B616	B716	B816	B916	BA16	BB16	BC16	BD16	BE16	BF16
line 9	C016	C116	C216	C316	C416	C516	C616	C716	C816	C916	CA16	CB16	CC16	CD16	CE16	CF16	D016	D116	D216	D316	D416	D516	D616	D716
line 10	D816	D916	DA16	DB16	DC16	DD16	DE16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA16	EB16	EC16	ED16	EE16	EF16
		•					~	•		•								•	~				•	

Using area for encode data setting

Useless area

Start setting data from the first line. Data set in the lines specified by registers EVP0 through EVP3 (address F216) will be encoded.

Setting data in the second and subsequent lines, it is possible to set encode data to ten consecutive lines from those secified by registers EVP0 to EVP2.


Similarly to encode line N specified by registers EVP0 through EVP2, extending encode lines to line N-1 and to line N+1, it is possible to read encode data more certainly.

Fig.13 Display monitor



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Encode data output



VDD: 5.0V, Ta: 25°C

Symbol	Min.	Тур.	Max.	Unit
Α	-	(EHS+9)X 1/(fHX192)*	-	μs
В	_	6.5P	_	μs
С	_	2P	_	μs
D	-	1P	_	μs
E	-	16P	-	μs
Н	-	1/fH	_	μs
Voн	-	5.0	-	V
Vом	1.5	2.3	3.0	V
Vol	_	0	_	V

 $1P = 1/(fh \times 32)$

fH: Horizontal synchronous frequency (MHz)

Fig. 14 Encode data output



^{*} It is possible to make a fine adjustment (in increments of 1/(fh X 192)) by use of EHS (registers EHP4 to EHP0 of address F816). (EHS≤15 setting is forbidden.)

CHARACTER FONT

Images are composed on a 12 X 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code "FF16" is so fixed as to be blank and to have no background, thus cannot assign a character font to this code.




Fig. 15 Character font and border



M35052-XXXSP/FP PERIPHERAL CIRCUIT




Fig. 16 M35052-XXXSP/FP example of peripheral circuit



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Precautions

- (1) Points to note in setting the display RAMs
 - a) Be careful to the edges may sway depending on the combination of character's background color and raster color.




Fig. 17 Example of display

b) If what display exceeds the display area in dealing with external synchronization, (if use double - size characters), set the character code of the addresses lying outside that display area blank code – "FF16".




Fig. 18 Example of display



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Before setting registers at the starting of system, be sure to reset the M35052-XXXSP/FP by applying "L" level to the \overline{AC} pin.

(3) Power supply noise

When power supply noise is generated, the internal oscillator circuit does not stabilize, whereby causing horizontal jitters across the picture display. Therefore, connect a bypass capacitor between the power supply and GND.

(4) Synchronous correction action

When switching channel or in the special playback mode (quick playback, rewinding, and so on) of VTR, effect of synchronous correction becomes strong, and distortion of a character is apt to occur because the continuity of video signal is suddenly switched. When the continuity of video signal is out of order, erasure of displayed characters is recommended in a extreme short time to raise the quality of displayed characters.

(5) Notes on fsc signal input

This IC amplifies the subcarrier frequency (fsc) signal (NTSC, M-PAL system: 3.58MHz, PAL system: 4.43MHz) input to the OSCIN pin (17-pin) and generates the composite video signal internally. The amplified fsc signal can be destabilized in the following cases.

- a) When the fsc signal is outside of recommended operating conditions
- b) When the waveform of the fsc signal is distorted.
- c) When DC level in the fsc waveform fluctuates.

When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.

Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed.

(6) Forbidding to stop entering the fsc signal

This IC doesn't properly work if the fsc signal is not entered into the OSCIN pin (pin 17), so do not stop the fsc signal so as to work the IC. To stop the IC, turn the display off (set 0 in the register DSPON (address F816).)

- (7) Forbidding to set data during the period in which the internal oscillation circuit stabilizes
 - a) To start entering the fsc signal when its input is stopped.
 - b) To start oscillating the oscillation circuit for display when its oscillation is stopped. (to assign "1" to the register STOP1 (address F816) when it is assigned "0", or the like.)
 - c) To turn on the internal bias when it is turned off. (to assign "1" to the register LEVEL1 (address F816) when it is assigned "0".) There can be instances in which data are not properly set in the registers until the internal oscillation circuit stabilizes, so follow the steps in sequence as given below.
- Set "0" in the register DSPON (address F816). (the display is turned off)
- 2) Effect the settings a), b), and c) given above.

- Wait 20 ms (the period necessary for the internal oscillation circuit to stabilize) before entering data.
- Set necessary data in other registers, and make the display RAM ready.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

TIMING REQUIREMENTS (Ta = -20°C to 70°C, VDD = 5 ± 0.25 V, unless otherwise noted)

Symbol	Parameter		Limits		Unit
Gymbol	i arameter	Min.	Тур.	Max.	Onit
tw(SCK)	SCK width	400	-	_	ns
tsu(CS)	CS setup time	200	-	_	ns
th(CS)	CS hold time	2	_	_	μs
tsu(SIN)	SIN setup time	200	_	_	ns
th(SIN)	SIN hold time	200	_	_	ns
tword	1 word writing time	12.8	_	_	μs

Note. When oscillation stop at register STOR1 (address F816), 1V (field term) or more of $tsU(\overline{CS})$ and $th(\overline{CS})$ are needed.




Fig. 19 Serial input timing requirements

ABSOLUTE MAXIMUM RATINGS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss	-0.3~6.0	V
VI	Input voltage		Vss-0.3≤Vi≤VDD+0.3	V
Vo	Output voltage		Vss≤Vo≤Vdd	V
Pd	Power dissipation	Ta=25°C	300	mW
Topr	Operating temperature		-20~70	°C
Tstg	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to 70° C, unless otherwise noted)

Symbol	Symbol Parameter		Limits			Unit
Symbol			Min.	Тур.	Max.	
VDD	Supply voltage			5.00	5.25	V
VIH	"H" level input voltage \overline{AC} , \overline{CS} , SIN, SCK, TESTA, T	ESTB	0.8XVDD	VDD	VDD	V
VIL	"L" level input voltage \overline{AC} , \overline{CS} , SIN, SCK, TESTA, TESTB		0	0	0.2XVDD	V
VCVIN	CVIN, HOR		-	2.0VP-P	-	V
Voscin	Input voltage OSCIN (Note)		0.3VP-P	-	4.0VP-P	V
	Synchronous signal oscillation frequency (Duty 40~60%)			3.580		
foscin			_	4.434	_	MHz
				3.576		
fosc1	Display oscillation frequency	24 charactersX10 lines	-	480 X fн	_	MHz
fosc2	1 Display Oscillation frequency	32 charactersX7 lines	-	640×fH	_	MHz

Notes 1. Noise component is within 30mV.

ELECTRICAL CHARACTERISTICS (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol		rest conditions	Min.	Тур.	Max.	
VDD	Supply voltage	Ta=-20~70°C	4.75	5.00	5.25	V
IDD	Supply current	VDD=5.00V	_	30	50	mA
Voн	"H" level output voltage P0, P1, SIN	VDD=4.75V, IOH=-0.4mA	3.75	_	-	V
VoL	"L" level output voltage P0, P1, SIN	VDD=4.75V, IOL=-0.4mA	_	_	0.4	V
Rı	Pull-up resistance AC, CS, SCK, SIN, TESTB	VDD=5.00V	10	30	100	kΩ
Voн	"H" level output voltage EDO	VDD=5.00V, IOH=-0.04mA	4.0	_	_	V
Vом	"M" level output voltage EDO	VDD=5.00V, IOM=±0.04mA	1.5	2.3	3.0	V
Vol	"L" level output voltage EDO	VDD=5.00V, IOL=0.04mA	_	_	0.4	V

VIDEO SIGNAL INPUT CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol			Min.	Тур.	Max.	01111
VIN-SC	Composite video signal input clamp voltage	Sync-chip voltage	-	1.5	-	V



^{2.} fh: Horizontal synchronous frequency (MHz).

Note for Supplying Power

(1) Timing of power supplying to \overline{AC} pin

The internal circuit of M35052-XXXSP/FP is reset when the level of the auto clear input pin \overline{AC} is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 20. tw is the interval after the supply voltage becomes 0.8 X VDD or more and before the supply voltage to the \overline{AC} pin (V \overline{AC}) becomes 0.2 X VDD or more.

After supplying the power (VDD and Vss) to M35052-XXXSP/FP, the tw time must be reserved for 1ms or more. Before starting

input from the microcomputer, the waiting time (ts) must be reserved for 500ms after the supply voltage to the \overline{AC} pin becomes 0.8 \times VDD or more.

(2) Timing of power supplying to VDD1 pin and VDD2 pin

The power need to supply to VDD1 and VDD2 at a time, though it
is separated perfectly between the VDD1 as the digital line and
the VDD2 as the analog line.




Fig. 20 Timing of power supplying to \overline{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

Connect a capacitor (approx. $0.1\mu F$) between pins VDD and VSs at the shortest distance using relatively thick wire to prevent noise and latch up.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM

- - (three sets containing the identical data)
- (4) Program for character font generating + froppy disk in which character data is input



STANDARD ROM TYPE: M35052-001SP/FP

M35052-001SP/FP is a standard ROM type of M35052-XXXSP/FP Character patterns are fixed to the contents of Figure 21 to 23.




Fig. 21 M35052-001SP/FP character patterns (1)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 22 M35052-001SP/FP character patterns (2)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MASK ROM ORDER CONFIRMATION FORM

Company

Date:

name

Data

issued

GZZ-SH00-50B<69A0>

Customer

MASK ROM ORDER CONFIRMATION FORM **SCREEN DISPLAY IC M35052-XXXSP/FP MITSUBISHI ELECTRIC**

	Mask ROM number				
		Data :			
	ot		ection head gnature	Superv	risor ıre
	Receip				
	<u> </u>				
Note : I	Please fill	in	all items m	arked :	*, □.
0 0	Approva	al	Verification	Frai	ming
ssuance signature					
Issi sigr					
e three	EPROM	1s	must be s	ame 1	ypes.
is save	ed as a	bi	nary type	obje	ct file
	(3.4		-0-0)		
type r	name (M	35	5052), an	d ROI	vi No.
			XXSP, 20 on Form.	P2Q-	A for

Program version name	M052R V	
 Remarks Return the Character F Three EPROMs are re Check @ in the appropriate the company of the company	equired. Specify the type	n after use. of EPROMs submitted. (All the three EPROMs must be same types
□ 27256	□ 27512	
(addresses 0000h (2) Attach the erase p (SP/FP). ● Write the checksum co	to 7FFFn). Three sets of protect seals on three E	r Font Preparation Program is saved as a binary type object file these EPROMs are required. PROMs. Each seal bears the type name (M35052), and ROM No n) for entire EPROM areas.
 Select the marking type 	e (Check @ in the approp	oriate box).
Special Mark		k Specification Form (20P4B for M35052-XXXSP, 20P2Q-A for and attach to the Mask ROM Order Confirmation Form.
Standard Mark	☐ No writing is req	uired.
● The package type		
	□ SDIP type (M35	5052-XXXSP)
	□ SSOP type (M3	5052-XXXFP)
*● Comments		

TEL

(1/6)



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

GZZ-SH00-50B<69A0>

Mask ROM number

*2.Character patterns (The patterns with the mark "#" are test patterns)


















(See the next page)



(2/6)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




(3/6)



M35052-XXXSP/FP


SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(4/6)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




(5/6)



M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



(6/6)




20P4B (20-PIN DIP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi catalog name




Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's Parts Number can be up to 15 characters : Only 0 ~ 9, A ~ Z, +, --, /, (,), &, ©, (periods), (commas) are usable.
- 4: If the Mitsubishi logo 🙏 is not required, check the box on the right.

A Mitsubishi logo is not required

C. Special Mark Required



Note1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the Special Mark, check the box on the right. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special	logo	required
		1




40

20P2Q-A (20-PIN SHRINK SOP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	
	 ·

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed).


A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi catalog name



C. Special Mark Required






PACKAGE OUTLINE


20P4B

Plastic 20pin 300mil SDIP



20P2Q-A

Plastic 20pin 300mil SSOP





M35052-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Keep safety first in your circuit designs! -

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials -

- Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approved of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

- approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

