



M34C02

2 Kbit Serial EEPROM for DIMM Serial Presence Detect

- TWO WIRE I^2C SERIAL INTERFACE, SUPPORTS 400kHz PROTOCOL
- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE:
 - 4.5V to 5.5V for M34C02
 - 2.5V to 5.5V for M34C02-W
 - 1.8V to 3.6V for M34C02-R
- SOFTWARE WRITE PROTECTION FOR LOWER 128 BYTES
- HARDWARE WRITE PROTECTION FOR ENTIRE ARRAY
- BYTE and PAGE WRITE (up to 16 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD and LATCH-UP PERFORMANCES




Figure 1. Logic Diagram

DESCRIPTION

The M34C02 is a 2 Kbit electrically erasable programmable memory (EEPROM), organized as 256 x8 bits, designed for use as the Serial Presence Detect Memory for new DRAM DIMM modules.

The M34C02 includes a software write protection feature for the bottom half of the memory area. By sending the device a specific sequence, the first

Table 1. Signal Names

E0-E2	Chip Enable Inputs
SDA	Serial Data Address Input/Output
SCL	Serial Clock
\overline{WC}	Write Control
V _{CC}	Supply Voltage
V _{SS}	Ground






Figure 2A. DIP Pin Connections

Figure 2B. SO and TSSOP Pin Connections

Table 2. Absolute Maximum Ratings ⁽¹⁾

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	-40 to 85	°C
T _{STG}	Storage Temperature	-65 to 150	°C
T _{LEAD}	Lead Temperature, Soldering (PSDIP8 package) 10 sec (SO8 package) 40 sec (TSSOP8 package) t.b.c.	260 215 t.b.c.	°C
V _{IO}	Input or Output Voltages	-0.6 to 6.5	V
V _{CC}	Supply Voltage	-0.3 to 6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ⁽²⁾	5000	V
	Electrostatic Discharge Voltage (Machine model) ⁽³⁾	500	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100pF, 1500 Ω).

3. EIAJ IC-121 (Condition C) (200pF, 0 Ω).

DESCRIPTION (cont'd)

128 bytes of the memory can be permanently write protected. Care must be taken when using this sequence as it cannot be reversed. The M34C02 include also a WC input which, when tied to VCC, allows the entire memory area to be write protected.

The M34C02 is manufactured in STMicroelectronics's Hi-Endurance Advanced CMOS technology. The memories operate with a power supply value as low as 1.8V for the M34C02-R. Plastic Dual-in-Line, Plastic Small Outline and Thin Shrink Small Outline Packages are available.

The memory is compatible with the I²C standard, two-wire serial interface which uses a bi-directional data bus and serial clock. The memories carry two built-in 4 bit device identification codes: '1010' which corresponds to the I²C bus definition to

access the memory area and '0110' to access the additional Protect Register. This is used together with 3 chip enable inputs (E2, E1, E0) so that up to eight 2K devices may be attached to the I²C bus and selected individually. The memory behaves as a slave device in the I²C protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 7 bits (identification code '1010' or '0110' followed by the 3 chip enable bits), plus one read/write bit (RW) and terminated by an acknowledge bit.

When writing data to the memory, it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition after an Ack for WRITE and after a NoAck for a READ.

Table 3. Device Select Code

	Device Type Identifier				Chip Enable			R \overline{W}
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Device Select Code	1	0	1	0	E2	E1	E0	R \overline{W}
Protect Register Device Select Code	0	1	1	0	E2	E1	E0	R \overline{W}

Note: The MSB b7 is sent first.

Table 4. Operating Modes ⁽¹⁾

Mode	R \overline{W} bit	\overline{WC}	Bytes	Initial Sequence
Current Address Read	'1'	X	1	START, Device Select, R \overline{W} = '1'
Random Address Read	'0'	X	1	START, Device Select, R \overline{W} = '0', Address,
	'1'	X		reSTART, Device Select, R \overline{W} = '1'
Sequential Read	'1'	X	≥ 1	Similar to Current or Random Mode
Byte Write	'0'	V \overline{IL}	1	START, Device Select, R \overline{W} = '0'
Page Write	'0'	V \overline{IL}	16	START, Device Select, R \overline{W} = '0'

Note: 1. X = V \overline{IH} or V \overline{IL}

Power On Reset: V \overline{CC} lock out write protect.

In order to prevent any possible data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented.

Until the V \overline{CC} voltage has risen to the POR threshold value, the internal reset is active, all operations are disabled and the device will not respond to any command. In the same way, when V \overline{CC} drops from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable V \overline{CC} must be applied before applying any logic signal.

SIGNAL DESCRIPTIONS

Serial Clock (SCL). The SCL input pin is used to synchronize all data in and out of the memory. A resistor can be connected from the SCL line to V \overline{CC} to act as a pull up (see Figure 3).

Serial Data (SDA). The SDA pin is bi-directional and is used to transfer data in or out of the memory.

It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to V \overline{CC} to act as pull up (see Figure 3).

Chip Enable (E2 - E0). These chip enable inputs are used to set the 3 least significant bits (b3, b2, b1) of the 7 bit device select code. These inputs may be driven dynamically or tied to V \overline{CC} or V \overline{SS} to establish the device select code.

Write Control (\overline{WC}). A hardware Write Control pin (\overline{WC}) is provided on pin 7 of the M34C02. This feature is useful to protect the contents of the memory from any erroneous erase/write cycle. The Write Control signal is used to enable (\overline{WC} =V \overline{IL}) or disable (\overline{WC} =V \overline{IH}) write instructions to the entire memory area and the protect register.

When \overline{WC} is tied to V \overline{SS} or left unconnected, the write protection of the first half of the memory is determined by the status of the software protect register.

DEVICE OPERATION

I²C Bus Background

The M34C02 supports the I²C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The M34C02 is always a slave device in all communications.

Start Condition. START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the M34C02 continuously monitors the SDA and SCL signals for a START condition and will not respond unless a START condition is given.

Stop Condition. STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the M34C02 and the bus master. A STOP condition at the end of a Read sequence, after and only after a No-Acknowledge, forces the standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

Acknowledge Bit (ACK). An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse period the receiver pulls the SDA

bus low to acknowledge the receipt of the 8 bits of data.

Data Input. During data input the M34C02 samples the SDA bus signal on the rising edge of the clock SCL. Note that for correct device operation, the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

Memory Addressing. To start communication between the bus master and the slave M34C02, the master must initiate a START condition. Following this, the master sends onto the SDA bus line 8 bits (MSB first) corresponding to the device select code (7 bits) and a READ or WRITE bit.

The 4 most significant bits of the device select code are the device type identifier, corresponding to the I²C bus definition. For this memory the 4 bits are fixed as 1010b to access the memory area and as 0110b to access the Protect Register. The following 3 bits identify the specific memory on the bus. They are matched to the chip enable signals E2, E1, E0. Thus up to eight 2K memories can be connected on the same bus giving a maximum memory capacity total of 16 Kbits. After a START condition any memory on the bus will identify the device code and compare the following 3 bits to its chip enable inputs E2, E1, E0.

The 8th bit sent is the read or write bit (\overline{RW}), this bit is set to '1' for read and '0' for write operations. If a match is found, the corresponding memory will acknowledge the identification on the SDA bus during the 9th bit time. If the memory does not match the device select code, it will self-deselect from the bus and go in standby mode.

Figure 3. Maximum R_L Value versus Bus Capacitance (C_{BUS}) for an I²C Bus




Table 5. Input Parameters ⁽¹⁾ ($T_A = 25\text{ }^{\circ}\text{C}$, $f = 400\text{ kHz}$)

Symbol	Parameter	Test Condition	Min	Max	Unit
C_{IN}	Input Capacitance (SDA)			8	pF
C_{IN}	Input Capacitance (other pins)			6	pF
t_{LP}	Low-pass filter input time constant (SDA and SCL)		200	500	ns

Note: 1. Sampled only, not 100% tested.

Table 6. DC Characteristics

($T_A = 0\text{ to }70^{\circ}\text{C}$ or $-40\text{ to }85^{\circ}\text{C}$; $V_{CC} = 4.5\text{V to }5.5\text{V}$, 2.5 to 5.5V)

($T_A = 0\text{ to }70^{\circ}\text{C}$ or $-20\text{ to }85^{\circ}\text{C}$; $V_{CC} = 1.8\text{V to }3.6\text{V}$)

Symbol	Parameter	Test Condition	Min	Max	Unit
I_{LI}	Input Leakage Current (SCL, SDA)	$0V \leq V_{IN} \leq V_{CC}$		± 2	μA
I_{LO}	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$ SDA in Hi-Z		± 2	μA
I_{CC}	Supply Current	$V_{CC} = 5V$, $f_C = 400\text{kHz}$ (Rise/Fall time < 30ns)		2	mA
	Supply Current (-W series)	$V_{CC} = 2.5V$, $f_C = 400\text{kHz}$ (Rise/Fall time < 30ns)		1	mA
	Supply Current (-R series)	$V_{CC} = 1.8V$, $f_C = 400\text{kHz}$ (Rise/Fall time < 30ns)		0.5	mA
I_{CC1}	Supply Current, Standby	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5V$		1	μA
I_{CC2}	Supply Current, Standby (-W series)	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5V$		0.5	μA
I_{CC3}	Supply Current, Standby (-R series)	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8V$		0.1	μA
V_{IL}	Input Low Voltage (SCL, SDA, E2, E1, E0)		-0.3	$0.3 V_{CC}$	V
V_{IH}	Input High Voltage (E2, E1, E0)		$0.7 V_{CC}$	$V_{CC} + 1$	V
	Input High Voltage (SCL, SDA)	$4.5V \leq V_{CC} \leq 5.5V$	$0.7 V_{CC}$	$V_{CC} + 1$	V
		$V_{CC} < 4.5V$	$0.7 V_{CC}$	5.7	V
V_{IL}	Input Low Voltage (\overline{WC})		-0.3	0.5	V
V_{IH}	Input High Voltage (\overline{WC})		$V_{CC} - 0.5$	$V_{CC} + 1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 3\text{mA}$, $V_{CC} = 5V$		0.4	V
	Output Low Voltage (-W series)	$I_{OL} = 2.1\text{mA}$, $V_{CC} = 2.5V$		0.4	V
	Output Low Voltage (-R series)	$I_{OL} = 0.15\text{mA}$, $V_{CC} = 1.8V$		0.2	V

Table 7. AC Characteristics

Symbol	Alt	Parameter	M34C02						Unit
			V _{CC} = 4.5V to 5.5V T _A = 0 to 70°C T _A = −40 to 85°C		V _{CC} = 2.5V to 5.5V T _A = 0 to 70°C T _A = −40 to 85°C		V _{CC} = 1.8V to 3.6V T _A = 0 to 70°C T _A = −20 to 85°C ⁽⁴⁾		
			Min	Max	Min	Max	Min	Max	
t _{CH1CH2}	t _R	Clock Rise Time		300		300		1000	ns
t _{CL1CL2}	t _F	Clock Fall Time		300		300		300	ns
t _{DH1DH2} ⁽¹⁾	t _R	SDA Rise Time	20	300	20	300	20	1000	ns
t _{DL1DL2} ⁽¹⁾	t _F	SDA Fall Time	20	300	20	300	20	300	ns
t _{CHDX} ⁽²⁾	t _{SU:STA}	Clock High to Input Transition	600		600		4700		ns
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		600		4000		ns
t _{DLCL}	t _{HD:STA}	Input Low to Clock Low (START)	600		600		4000		ns
t _{CLDX}	t _{HD:DAT}	Clock Low to Input Transition	0		0		0		μs
t _{CLCH}	t _{LOW}	Clock Pulse Width Low	1300		1300		4700		ns
t _{DXCX}	t _{SU:DAT}	Input Transition to Clock Transition	100		100		250		ns
t _{CHDH}	t _{SU:STO}	Clock High to Input High (STOP)	600		600		4000		ns
t _{DHDL}	t _{BUF}	Input High to Input Low (Bus Free)	1300		1300		4700		ns
t _{CLQV} ⁽³⁾	t _{AA}	Clock Low to Next Data Out Valid	200	900	200	900	200	3500	ns
t _{CLQX}	t _{DH}	Data Out Hold Time	200		200		200		ns
f _C	f _{SCL}	Clock Frequency		400		400		100	kHz
t _W	t _{WR}	Write Time		5		10		10	ms

Notes: 1. Sampled only, not 100% tested.

2. For a reSTART condition, or following a write cycle.

3. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP condition.

4. This is preliminary data.

Figure 4. AC Testing Input Output Waveforms




Table 8. AC Measurement Conditions

Input Rise and Fall Times	$\leq 50\text{ns}$
Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$
Input and Output Timing Ref. Voltages	$0.3V_{CC}$ to $0.7V_{CC}$

Write Operations

Following a START condition the master sends a device select code with the \overline{RW} bit set to '0'. The memory acknowledges it and waits for a byte address, which provides access to the 256 bytes of the memory area. After receipt of the byte address, the memory again responds with an acknowledge and waits for the data byte.

For the M34C02, any write command with $\overline{WC}=1$ will not modify the memory content.

Byte Write. In the Byte Write mode, after the device select code and the address, the master sends one data byte. If the addressed location is in a write protected area, the memory send a NoACK and the location is not modified. If the addressed location is not write protected, the memory will send an ACK. The master terminates the transfer by generating a STOP condition.

Depending on the 4 MSBs of the device select code, the Byte Write instruction can be used to modify a memory location (device select code 1010b) or can be used to access to the Protect Register contents (device select code 0110b).

Page Write. The Page Write mode allows up to 16 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the 4 most significant memory address bits (A7-A4) are the same. The master sends from one up to 16 bytes of data, which are each acknowledged by the memory if the addressed row is not write protected. If the addressed row is write protected, each data byte is followed by a NoACK and the locations will not be modified. After each byte is transferred, the internal byte address counter (4 least significant bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that, for any byte or page write mode, the generation by the master of the STOP condition starts the internal memory program cycle. All inputs are disabled until the completion of this cycle and the memory will not respond to any request.

Minimizing System Delays by Polling On ACK.

During the internal write cycle, the memory disconnects itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the write time (t_w) is given in the AC Characteristics table. Since the typical time is shorter, the time seen by the system may be reduced by a polling sequence on ACK, issued by the master.

The sequence is as follows:

- Initial condition: a Write is in progress (see Figure 7).
- Step 1: the master issues a START condition followed by a device select byte (1st byte of the new instruction).
- Step 2: if the memory is busy with the internal write cycle, NoACK will be returned and the master goes back to Step 1. If the memory has terminated the internal write cycle, it will respond with an ACK, indicating that the memory is ready to receive the second part of the incoming instruction (the first byte of this instruction was already sent during Step 1).

Figure 5. AC Waveforms





Figure 6. I²C Bus Protocol

Set the Protection using the Protect Register.
The M34C02 provides a software write protection function, with the use of a Protect Register.

This allows the bottom half of the memory area (addresses 00h to 7Fh) to be permanently write protected. To activate the write protection feature, the protect register must be accessed once in write mode with the \overline{WC} input tied to V_{SS} . At this time, it is automatically set in order to protect the first 128 bytes of the memory.

The Protect Register is accessed by sending a write command with the 4 device type identifier bit of the device select code set to 0110b (see Figure

9), the E2-E1-E0 bits as applied on the E2-E1-E0 pins and the \overline{WC} input tied to V_{SS} . The address and data bytes must be sent but their value are don't care. Once the protect register has been written, the write protection of the first 128 bytes of the memory is enabled and it will be not possible to unprotect the memory, even if the device is powered off and on and regardless the state of the \overline{WC} input.

When the protect register has been written, the M34C02 will no longer respond at all to the device type identifier 0110b in both read and write mode.

Figure 7. Write Cycle Polling using ACK




Figure 8. Memory Protection



Figure 9. Setting the Write Protect Register ($\overline{WC} = 0$)

Figure 10. Write Modes Sequence





Figure 11. Read Modes Sequence



Note: * The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 3rd byte) must be identical.

Read Operations

Read operations are independent from the state of the Protect Register. On delivery, the memory contents is set at all "1's" (or FFh)

Current Address Read. The memory has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a device select code with the R/W bit set to '1'. The memory acknowledges this and outputs the byte addressed by the internal byte address counter. This counter is then incremented.

The master must NOT acknowledge the byte output and must terminate the transfer with a STOP condition.

Random Address Read. A dummy write is performed to load the memory address into the address counter, see Figure 11. This is followed by another START condition from the master and the device select code is repeated with the R/W bit set to '1'. The memory acknowledges this and outputs the byte addressed. The master must NOT acknowledge the byte output and must terminate the transfer with a STOP condition.

Sequential Read. This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must NOT acknowledge the last byte output and MUST generate a STOP condition. The output data is from consecutive byte addresses, with the internal byte address counter automatically incremented after each byte output. After a count of the last memory address, the address counter will 'roll-over' and the memory will continue to output data.

Acknowledge in Read Mode. In all read modes the M34C02 waits for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the M34C02 terminates the data transfer and switches to a standby state.

M34C02 in DRAM DIMM Application.

The M34C02 meets the Serial Presence Detect needs for the new DRAM DIMM modules. Its purpose is to contain all information concerning the DRAM module configuration (access time, density, organisation, ...). It is a 2K serial EEPROM memory with a specific feature that provides permanent locking of the first half of the area (from location 00h to 7Fh) where the data is stored.

In the application, the M34C02 is soldered directly on the DRAM PCB module.

The 3 Chip Enables (pin 1, 2, 3) of the M34C02 are connected to respectively pins 165, 166, 167 of the 168 pins DRAM DIMM module (see Table 9). They will be wired at V_{CC} or V_{SS} through the DIMM socket. The I/O pins SCL (pin 6) and SDA (pin 5) are connected respectively to pins 83 and 82 of the memory module. The pull-up resistors needed for normal behaviour of the I²C bus should be connected on the Motherboard I²C bus (see Figure 12). The Write Control WC (pin 7) of the M34C02

Table 9. 168 Pin DRAM DIMM Module Connections


DIMM Position	E2 (pin 167)	E1 (pin 166)	E0 (pin 165)
0	V _{SS}	V _{SS}	V _{SS}
1	V _{SS}	V _{SS}	V _{CC}
2	V _{SS}	V _{CC}	V _{SS}
3	V _{SS}	V _{CC}	V _{CC}
4	V _{CC}	V _{SS}	V _{SS}
5	V _{CC}	V _{SS}	V _{CC}
6	V _{CC}	V _{CC}	V _{SS}
7	V _{CC}	V _{CC}	V _{CC}

can be left unconnected but it is recommended to connect this pin to V_{SS} in order to keep the top half of the memory accessible in read and write mode.

How to Program the M34C02


When delivered, all the M34C02 memory area is accessible in read and write. First, it is recommended that the test equipment writes and verifies the module data (configuration, access time,) starting from the first memory location of the M34C02. When the data is validated, the test equipment will send a Write command to the protect register using the device select code '01100000b' followed by an address and data byte (don't care values) as shown in Figure 9. After this sequence, the first 128 bytes of the memory area will be write protected and the M34C02 will no longer respond to the specific device select code '0110000xb'. It is not possible to reverse this sequence.

Figure 12. Serial Presence Detect Block Diagram



- Notes:**
1. E0-E2 are wired at each DIMM socket in a binary sequence for a maximum of 8 devices.
 2. Common clock and common data are shared across all position.
 3. Pull-up resistor (4.7kΩ typical) are required on all SDA and SCL bus lines due to open drain interface.

ORDERING INFORMATION SCHEME




Notes: 1. Temperature range on request only.
2. -R version (1.8V to 3.6V) are only available in temperature ranges 5 or 1.

Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame


Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		3.90	5.90		0.154	0.232
A1		0.49	–		0.019	–
A2		3.30	5.30		0.130	0.209
B		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
C		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
E	7.62	–	–	0.300	–	–
E1		6.00	6.70		0.236	0.264
e1	2.54	–	–	0.100	–	–
eA		7.80	–		0.307	–
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8			8	



Drawing is not to scale.

SO8 - 8 lead Plastic Small Outline, 150 mils body width


Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
B		0.33	0.51		0.013	0.020
C		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
e	1.27	–	–	0.050	–	–
H		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N	8			8		
CP			0.10			0.004



Drawing is not to scale.

TSSOP8 - 8 lead Thin Shrink Small Outline

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.10			0.043
A1		0.05	0.15		0.002	0.006
A2		0.85	0.95		0.033	0.037
B		0.19	0.30		0.007	0.012
C		0.09	0.20		0.004	0.008
D		2.90	3.10		0.114	0.122
E		4.30	4.50		0.169	0.177
e	0.65	–	–	0.026	–	–
H		6.25	6.50		0.246	0.256
L		0.50	0.70		0.020	0.028
α		0°	8°		0°	8°
N	8			8		
CP			0.08			0.003



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - All Rights Reserved

Purchase of I²C Components by STMicroelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in an I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

<http://www.st.com>