# M29F016

# Advance Information 16M CMOS Sector Erase Flash Memory

The M29F016 is a 16M, 5 V–only, sector erase flash memory organized as 2M bytes of 8 bits each. The M29F016 is offered in JEDEC–standard 48–pin packages.

- 5.0 V  $\pm$  10% Read, Write and Erase Minimizes System Level Power Requirements
- JEDEC Industry Standard Pin–Out and Architecture
- Compatible with JEDEC–Standard (E<sup>2</sup>PROM) Commands
- Minimum 100,000 Write/Erase Cycles
- Sector Erase Architecture:
  - 32 Equal Size Sectors of 64K Bytes Each Any Combination of Sectors can be Concurrently Erased Supports Full Chip Erase
- Embedded Erase™ Algorithms Allow Automatic Preprogram and Erase at any Sector
- Embedded Program<sup>™</sup> Algorithms Allow Automatic Write and Verify of Data at a <u>Spec</u>ified Address
- Data Polling and Toggle Bit Feature for Detection of Program or Erase Cycle
   Completion
- Sector Protection Allows Hardware Disable of Sectors from Write or Erase
   Operations
- Low V<sub>CC</sub> Write Inhibit  $\leq$  3.2 V
- Fast Access Time: M29F016–90 = 90 ns (Max) M29F016–12 = 120 ns (Max)
- Low Active Power Dissipation: M29F016-90 = 275 mW
  - M29F016–12 = 275 mW
- Low Standby Power Dissipation: TTL Levels: M29F016–90 = 5.5 mW M29F016–12 = 5.5 mW CMOS Levels: M29F016–90 = 0.55 mW M29F016–12 = 0.55 mW



PIN NAMES
AQ – A20       Address Input         CE       Chip Enable         WE       Write Enable         OE       Output Enable         DQ0 – DQ7       Data Input/Output         RESET       Hardware Reset Pin, Active Low         RY/BY       Ready/BUSY Output         VCC       Power Supply         VSS       Ground         NC       No Connection

Embedded Erase and Embedded Program are trademarks of Advanced Micro Devices, Inc.

This document contains information on a new product. Specifications and information herein are subject to change without notice.



## **PIN ASSIGNMENTS**


## TSOP STANDARD PINOUT

	OTANDAND I INCOT	
мс□	10	48 🛛 NC
NC	2	47 🛛 NC
A19 🗌	3	46 🗌 A20
A18 🗌	4	45 🛛 <u>NC</u>
A17	5	44 🛛 <u>WE</u>
A16	6	43 🛛 OE 🔄
A15	7	42 🛛 RY/BY
A14	8	41 🛛 DQ7
A13	9	40 🛛 DQ6
A12	10	39 🛛 DQ5
CE	11	38 🗌 DQ4
Vcc 🛛	12	37 🛛 VCC
	13	36 🛛 V <sub>SS</sub>
RESET	14	35 🛛 V <sub>SS</sub>
A11 🛛	15	34 🛛 DQ3
A10	16	33 🛛 DQ2
A9 🗌	17	32 DQ1
A8 🗌	18	31 DQ0
A7 🛛	19	30 🛛 A0
A6 L	20	29 🛛 A1
A5 🗌	21	28 🗌 A2
A4 []	22	27 🗌 A3
	23	
ΝСЦ	24	25 🗍 NC

#### TSOP REVERSE PINOUT

	REVERSE PINOUT		
NC [	1 🗸	48	
NC 🗌	2	47	□ NC
A20	3	46	🛛 A19
NC	4	45	🛛 A18
<u>WE</u>	5	44	A17
OE	6	43	A16
ry/by [	7	42	A15
DQ7		41	A14
DQ6	9	40	A13
DQ5	10	39	A12
DQ4	11	38	∐ <u>A1</u> 2 □ CE
VCC	12	37	Vcc
V <sub>SS</sub> [ V <sub>SS</sub> [		36	NC
Vss L	14	35	RESET
DQ3	15	34	A11
DQ2	16	33	A10
DQ1	17	32	L A9
	10		A8
A0 [		30	A7
A1 [		29	∐ A6
A2 🗌	21	28	A5
A3 [			🛛 A4
NC	23		∐ NC
NC [	24	25	□ №

**BLOCK DIAGRAM** 



#### ABSOLUTE MAXIMUM RATINGS (See Notes 1 through 4)

Rating	Symbol	Value	Unit
Power Supply Voltage (Note 1)	VCC	– 2.0 to + 7	V
Voltage Relative to V <sub>SS:</sub> All P <u>ins</u> Exce <u>pt A9</u> , CE, and OE (Note 1) A9, CE, and OE	V <sub>in</sub> , V <sub>out</sub>	- 2.0 to + 7 - 2.0 to + 14	V
Output Short Circuit Current (Note 3)	l <sub>out</sub>	200	mA
Power Dissipation	PD	350	mW
Ambient Temperature with Power Applied	Т <sub>А</sub>	- 55 to + 125	°C
Storage Temperature Range Ceramic Package Plastic Package	T <sub>stg</sub>	– 65 to + 150 – 65 to + 125	°C

NOTES:

- 1. Minimum dc voltage on input or I/O pins is 0.5 V. During voltage transitions, inputs may undershoot V<sub>SS</sub> to 2.0 V for periods of up to 20 ns. Maximum dc voltage on output and I/O pins is V<sub>CC</sub> + 0.5 V. During voltage transitions, outputs may overshoot to V<sub>CC</sub> + 2.0 V for periods of up to 20 ns.
- Minimum dc voltage on pin A9, CE, and OE is 0.5 V. During voltage transitions, A9, CE, and OE may undershoot V to – 2.0 V for periods of up to 20 ns. Maximum dc input voltage on A9, CE, and OE is + 13.5 V which may overshoot to 14.0 V<sub>SS</sub> for periods up to 20 ns.
- 3. No more than one output shorted at a time. Duration of the short circuit should not be longer than one second.
- 4. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### **OPERATING RANGES** (See Note)

Rating	Symbol	Value	Unit
Supply Voltages M29F016–90 = 90 ns, M29F016–12 = 120 ns	VCC	+ 4.50 to + 5.50	V
Operating Temperature Range Commercial Industrial	ΤC	0 to + 70 - 40 to + 85	°C

NOTE: Operating ranges define those limits between which the functionality of the device is guaranteed.

## LATCHUP CHARACTERISTICS

	Min	Max
Input Voltage with respect to $V_{SS}$ on all pins except I/O pins (Including A9)	– 1.0 V	13.5 V
Input Voltage with respect to $V_{SS}$ on all I/O pins	– 1.0 V	V <sub>CC</sub> + 1.0 V
Current	– 100 mA	+ 100 mA
Includes all pins except V <sub>CC</sub> . Test conditions: V <sub>CC</sub> = 5.0 V, one pin at a time.		

#### DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years

## DC OPERATING CONDITIONS AND CHARACTERISTICS

## **DC CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC}$ Active Current (CE = $V_{IL}$ , OE = $V_{IH}$ )	ICC1	—	40	mA	1
$V_{CC}$ Active Current (CE = $V_{IL}$ , OE = $V_{IH}$ )	ICC2	—	60	mA	2, 3
$ \begin{array}{l} V_{CC} \mbox{ Standby Current} \\ \mbox{TTL/NMOS Levels} \ (V_{CC} = V_{CC} \ \underline{max}, \ \overline{CE} = V_{IH}, \ \overline{OE} = V_{IH}) \\ \mbox{CMOS Levels} \ (V_{CC} = V_{CC} \ max, \ CE = V_{CC} \ \pm \ 0.3 \ V, \ Reset = V_{CC} \ \pm \ 0.3 \ V) \\ \end{array} $	ICC3		1.0 5	mA μA	
Input Load Current (Vin = VSS to VCC, VCC = VCC max)	ILI	—	± 1.0	μA	
A9, CE, and OE Input Load Current (V <sub>CC</sub> = V <sub>CC</sub> max, A9, CE, and OE = 12.5 V)	ILIT	—	50	μΑ	
Output Leakage Current ( $V_{OUt} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ max)	ILO	—	± 1.0	μΑ	
Input Low Level	VIL	- 0.5	0.8	V	
Input High Voltage TTL/NMOS Levels CMOS Levels	VIH	2 0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5 V <sub>CC</sub> + 0.3	V	
Voltage for Autoselect and Sector Protect ( $V_{CC} = 5.0 V$ )	VID	11.5	12.5	V	
Output High Level TTL/NMOS Levels ( $I_{OH}$ = - 2.5 mA, $V_{CC}$ = $V_{CC}$ min)	VOH	2.4	_	V	
Output High Voltage CMOS Levels ( $I_{OH} = -2.5 \text{ mA}$ , $V_{CC} = V_{CC} \text{ min}$ ) CMOS Levels ( $I_{OH} = -100 \mu \text{A}$ , $V_{CC} = V_{CC} \text{ min}$ )	VOH1 VOH2	0.85 V <sub>CC</sub> V <sub>CC</sub> – 0.4		V	
Low V <sub>CC</sub> Lock–Out Voltage	VLKO	3.2	4.2	V	

NOTES:

1. The I<sub>CC</sub> current listed includes both the dc operating current and the frequency dependent component (at 6 MHz). The frequency component the ICC current islear includes bounding current and the negativity typically is less than 2 mA/MHz, with OE at V<sub>IH</sub>.
I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
Not 100% tested.

## **CAPACITANCE** (f = 1.0 MHz, $T_A = 25^{\circ}C$ , $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	6	7.5	pF
Control Pin Capacitance (V <sub>in</sub> = 0)	C <sub>in2</sub>	7.5	9	pF
Output Capacitance (V <sub>out</sub> = 0)	Cout	8.5	12	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

## READ ONLY OPERATIONS CYCLE (See Note 1)

	Symbol		M29F0 (Not	16–90 te 2)		)16–12 te 2)		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	<sup>t</sup> AVAV	<sup>t</sup> RC	90		120	—	ns	4
<u>Ad</u> dress to Output Delay, CE = $V_{IL}$ , OE = $V_{IL}$	<sup>t</sup> AVQV	<sup>t</sup> ACC	—	90	—	120	ns	
Chip Enable to Output Delay, $OE = V_{IL}$	<sup>t</sup> ELQV	<sup>t</sup> CE	—	90	—	120	ns	
Output Enable to Output Delay	<sup>t</sup> GLQV	tOE	—	40	_	50	ns	
Chip Enable to Output High-Z	<sup>t</sup> EHQZ	<sup>t</sup> DF	—	20	—	30	ns	3, 4
Output Enable to Output High-Z	<sup>t</sup> GHQZ	<sup>t</sup> DF	—	20	_	30	ns	3, 4
Output Hold from Addresses, CE, or OE, Whichever Occurs First	<sup>t</sup> AXQX	tОН	0	_	0	_	ns	
RESET Pin Low to Read Mode		<sup>t</sup> READY	_	20	_	20	μs	4


NOTES:

1. Test conditions — output load: one TTL gate and 30 pF; input rise and fall times: 5 ns; input pulse levels: 0 to 3 V; timing measurement reference level: input, 1.5 V; output, 1.5 V.

2. Test conditions — output load: one TTL gate and 100 pF; input rise and fall times: 20 ns; input pulse levels: 0.45 to 2.4 V; timing measurement reference level: input, 0.8 and 2.0 V; output, 0.8 and 2.0 V.


3. Output driver disable time.

4. Not 100% tested.



NOTE:  $C_L = 100 \text{ pF}$  including jig capacitance.

**Figure 1. Test Conditions** 



## WRITE/ERASE/PROGRAM OPERATIONS

	Sym	bol	M29F016-90		M29F016-12			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	<sup>t</sup> AVAV	tWC	90	—	120	—	ns	1
Address Setup Time	<sup>t</sup> AVWL	tAS	0	—	0	—	ns	
Address Hold Time	tWLAX	tAH	45	—	50	—	ns	
Data Setup Time	<sup>t</sup> DVWH	tDS	45		50		ns	
Data Hold Time	<sup>t</sup> WHDX	<sup>t</sup> DH	0	—	0	—	ns	
Output Enable Hold Time Read Toggle and Data Polling		<sup>t</sup> OEH	0 10	_	0 10	_	ns	1
Read Recovery Time Before Write (OE high to WE low)	<sup>t</sup> GHWL		0	—	0	—	ns	
CE Setup Time	<sup>t</sup> ELWL	tCS	0	—	0	—	ns	
CE Hold Time	<sup>t</sup> WHEH	tСН	0	_	0	—	ns	
Write Pulse Width	twlwh	tWP	45	_	50	—	ns	
Write Pulse Width High	tWHWL	tWPH	20	_	20	—	ns	
Byte Programming Operation	tWHWH1		14	_	14	—	μs	
Erase Operation	<sup>t</sup> WHWH2		—	15	—	15	s	2
V <sub>CC</sub> Setup Time		<sup>t</sup> VCS	50	—	50	—	μs	1
Voltage Transition Time		<sup>t</sup> ∨LHT	4	—	4	—	μs	1, 3
OE Setup Time to WE Active		<sup>t</sup> OESP	4	_	4	_	μs	1, 3
RESET Pulse Width		<sup>t</sup> RP	500	_	500	_	ns	
Program/Erase Valid to RY/BY Delay		<sup>t</sup> BUSY	40	_	50	_	ns	

NOTES:

1. Not 100% tested.

2. This does not include the pre–programming time.

3. These timings are for Sector Protect/Unprotect operations.

4. This timing is only for Sector Unprotect.

#### ERASE AND PROGRAMMING PERFORMANCE (See Note 2)

		Limits				
Parameter	Min	Тур	Max	Unit	Comments	Notes
Chip/Sector Erase Time		1	15	sec	Excludes 00H programming prior to erasure	1
Byte Programming Time		8	2000	μs	Excludes system-level overhead	3
Chip Programming Time		16	50	sec	Excludes system-level overhead	1, 2, 3
Erase/Program Cycles	100,000	1,000,000		Cycles		


NOTES:

1. 25°C, 5.0 V V<sub>CC</sub>, 100,000 cycles.

2. Although Embedded Algorithms allow for a longer chip program and erase time, the actual time will be considerably less since bytes program or erase significantly faster than the worst case byte.

3. Under worst case condition of 90°C, 4.5 V V<sub>CC</sub>, 100,000 cycles.


## **PROGRAM OPERATIONS**



#### NOTES:


- 1. Figure indicates last two bus cycles of four bus cycle sequence.
- 2. PA is address of the memory location to be programmed.
- 3. PD is data to be programmed at byte address.
- DQ7 is the output of the complement of the data written to the device.
   D<sub>out</sub> is the output of the data written to the device.

## CHIP/SECTOR ERASE OPERATIONS




NOTE: SA is the sector address for Sector Erase.

## SECTOR PROTECT CYCLE



 $SA_y$  = Sector Address for next sector

## SECTOR UNPROTECT CYCLE



## ALTERNATE CE CONTROLLED WRITE CYCLES


	Syn	nbol	M	29F016-9	90	M	29F016-1	12		
Parameter	Std	Alt	Min	Max	Тур	Min	Max	Тур	Unit	Notes
Write Cycle Time	t <sub>AVAV</sub>	tWC	90	—	_	120	—	—	ns	1
Address Setup Time	<sup>t</sup> AVEL	<sup>t</sup> AS	0	_	_	0	_	_	ns	
Address Hold Time	<sup>t</sup> ELAX	<sup>t</sup> AH	45	_	_	50	_	_	ns	
Data Setup Time	<sup>t</sup> DVEH	<sup>t</sup> DS	45			50			ns	
Data Hold Time	<sup>t</sup> EHDX	<sup>t</sup> DH	0	_	_	0	_	_	ns	
Output Enable Setup Time		<sup>t</sup> OES	0	_	_	0	_	_	ns	
Output Enable Hold Time Read Toggle and Data Polling		<sup>t</sup> OEH	0 10	_	_	0 10	_	_	ns	1
Read Recover Time before Write		<sup>t</sup> GHEL	0	—	_	0	—	—	ns	
WE Setup Time	tWLEL	tWS	0	—	_	0	—	—	ns	
WE Hold Time	<sup>t</sup> EHWH	tWH	0			0			ns	
CE Pulse Width	<sup>t</sup> ELEH	<sup>t</sup> CP	45	—	_	50	—	—	ns	
CE Pulse Width High	<sup>t</sup> EHEL	<sup>t</sup> CPH	20	—	_	20	—	—	ns	
Byte Programming Operation	tWHWH1	<sup>t</sup> WHWH1	—	—	8	-	—	8	μs	
Erase Operation	tWHWH2	tWHWH2	—	—	1	-	—	1	s	2
V <sub>CC</sub> Setup Time		tVCS	2		_	2	—	—	μs	1

NOTES:

1. Not 100% tested.

2. This also includes the pre-programming time.

## ALTERNATE CE CONTROLLED WRITE CYCLE



#### NOTES:

- 1. Figure indicates last two bus cycles of four bus cycle sequence.
- 2. PA is address of the memory location to be programmed.
- 3. PD is data to be programmed at byte address.
- 4. DQ7 is the output of the complement of the data written to the device.
- 5. D<sub>out</sub> is the output of the data written to the device.

## **GENERAL DESCRIPTION**

The M29F016 is a 16M, 5 V only Flash Memory device organized a s two megabytes of eight bits each. The two megabytes of data are divided into 32 sectors of 64 Kbytes for flexible erase capability. The eight bits of data will appear on DQ0–DQ7. The M29F016 is offered in a 48 pin TSOP package. This device is designed to be programmed in–system with the standard system 5.0 volt V<sub>CC</sub> supply. 12.0 volt V<sub>pp</sub> is not required for program or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard M29F016 offers access times between 90 and 120 nanoseconds, allowing operation of high–speed microprocessors without wait states. To eliminate bus contention, the device has separate chip enable (CE), write enable (WE), and output enable (OE) controls.

This device is entirely command set compatible with the JEDEC single–power supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state–machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The M29F016 is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

This device also features a sector erase architecture. This allows sectors of memory to be erased and reprogrammed

without affecting the data contents of other sectors. A sector is typically erased and verified within one second. the M29F016 is erased when shipped form the factory.

The device also features hardware sector group protection. This feature will disable both program and erase operations in any combination of eight sector groups of memory. A sector group consists of four adjacent sectors grouped in the following pattern: sectors 0–3, 4–7, 8–11, 12–15, 16–19, 20–23, 24–27, and 28–31.

The Erase Suspend feature enables the user to put erase on hold for any period of time to read data from, or program data to, a sector that was not being erased. Thus, true background erase can be achieved.

The device features single 5.0 volt power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V<sub>CC</sub> detector automatically inhibits write operations during power transitions. The end of program or erase is detected by the RY/BY pin, Data Polling of DQ7, or by the Toggle Bit I (DQ6). Once the end of a program of erase cycle has been completed, the device automatically resets to the read mode.

The M29F016 also has a hardware RESET pin, When this pin is driven low, execution of any Embedded Program Algorithm of Embedded Erase Algorithm will be terminated. The internal state machine will then be reset into the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device will be automatically reset to the read mode. This will enable the system's microprocessor to read the boot–up firmware from the Flash memory.

The M29F016 memory electrically erases all bits when sector simultaneously via Fowler–Nordheim tunneling. The bits are programmed one byte at a time using the EPROM programming mechanism of hot electric injection.

## FLEXIBLE SECTOR-ERASE ARCHITECTURE

- Thirty-two 64K byte sectors
- 8 sector groups each of which consists of 4 adjacent sectors in the following pattern: sectors 0–3, 4–7, 8–11, 12–15, 16–19, 20–23, 24–27, and 28–31.
- · Individual-sector or multiple-sector erase capability
- Sector group protection is user-definable

		1FFFFFh
SA31	64K BYTE	1EFFFFh Sector
SA30	64K BYTE	1DFFFFh Group 7
SA29	64K BYTE	1CFFFFh
SA28	64K BYTE	1BFFFFh
		1AFFFFh
		19FFFFh
		18FFFFh
		17FFFFh
		16FFFFh
		15FFFFh
		14FFFFh
		13FFFFh
		12FFFFh
		11FFFFh
	32 Sectors Total	10FFFFh
		0FFFFFh
		0EFFFFh
		0DFFFFh
		0CFFFFh
		0BFFFFh
		0AFFFFh
		09FFFFh
		08FFFFh
		07FFFFh
		06FFFFh
		05FFFFh
		04FFFFh
SA3	64K BYTE	03FFFFh
SA2	64K BYTE	02FFFFh
SA1	64K BYTE	01FFFFh Sector Group 0
SA0	64K BYTE	00FFFFh
		000000h

## **READ MODE**

The M29F016 has two control functions <u>which</u> must be satisfied in order to obtain data at the outputs. CE is <u>the</u> power control and should be used for device selection. OE is the

output control and should be used to gate data to the output pins if a device is selected.

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access<u>time</u> ( $t_{CE}$ ) is the delay from stable addresses and stable CE to valid data at the output pins. The output enable access time is the delay from the falling edge of OE to valid data at the output pins (assuming the addresses have been stable for at least  $t_{ACC} - t_{OE}$  time).

## STANDBY MODE

The <u>device</u> has two standby modes, a CMOS standby mode (CE input held at V<sub>CC</sub>  $\pm$  0.5 V), when th<u>e cu</u>rrent consumed is 100 µA; and a TTL standby mode (CE is held at V<sub>IH</sub>) when the current required is reduced to approximately 200 µA. In the standby mode th<u>e o</u>utputs are in a high impedance state, independent of the OE input.

If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

## OUTPUT DISABLE

With the OE input at a logic high level (VIH), output from the device is disabled. This will cause the output pins to be in a high impedance state.

## AUTOSELECT

The autoselect mode allows the reading out of a binary code from the device and will identify the Flash component manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V<sub>ID</sub> (11.5 V to 12.5 V) on address pin A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from V<sub>IL</sub> to V<sub>IH</sub>. All addresses are don't cares except A0, A1, and A6.

The manufacturer and device codes may also be read via the command register, when the device is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 4 (refer to Autoselect Command section).

Byte 0 (A0 = V<sub>IL</sub>) represents the manufacturer's code (for example, AMD = 01H) and byte 1 (A0 = V<sub>IH</sub>) the device identifier code (for example, M29F016 = ADH). These two bytes are given in the table below. All identifiers for manufacturers and device will exhibit odd parity with the MSB (DQ7) defined as the parity bit. In order to read the proper device codes when executing the autoselect, A1 must be V<sub>IL</sub> (see Table 2).

The autoselect mode also facilitates the determination of sector group protection in the system. By performing a read operation at the address location XX02H with the higher order address bits A18, A19, and A20 set to the desired sector group address, the device will return 01H for a protected sector group and 00H for a non-protected sector group.

#### Table 1. User Bus Operations (see Note 1)

Operation	CE	OE	WE	A0	A1	A6	A9	I/O	RESET	Notes
Auto-Select Manufacturer Code	L	L	н	L	L	L	VID	Code	Н	2
Auto-Select Device Code	L	L	н	н	L	L	VID	Code	Н	2
Read	L	L	н	A0	A1	A6	A9	D <sub>out</sub>	Н	
Standby	н	Х	Х	Х	Х	Х	Х	High Z	Н	
Output Disable	L	Н	н	Х	Х	Х	Х	High Z	Н	
Write	L	н	L	A0	A1	A6	A9	D <sub>in</sub>	Н	3
Enable Sector Protect	L	VID	L	X	Х	Х	VID	Х	Н	
Verify Sector Protect	L	L	н	L	н	L	VID	Code	Н	4
Temporary Sector Group Unprotect	Х	Х	Х	Х	Х	Х	Х	Х	V <sub>ID</sub>	
Hardware Reset/Standby	Х	Х	X	Х	Х	X	Х	High–Z	L	

NOTES:

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care. See DC Characteristics for voltage levels.

2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Tables 2 and 3.

3. Refer to Table 4 for valid D<sub>in</sub> during a write operation.

4. Refer to Sector Protection section.

Туре	A18	A19	A20	A6	A1	A0	Code (HEX)	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer Code	Х	х	Х	VIL	VIL	VIL	01H	0	0	0	0	0	0	0	1
Device Code	Х	Х	Х	VIL	VIL	VIH	ADH	1	0	1	0	1	1	0	1
Sector Protection Verify	Secto	or Addre	esses	VIL	VIH	VIL	01H*	0	0	0	0	0	0	0	1

Table 2. Autoselect and Sector Protection Verify Codes

\*Outputs 01H at protected sector addresses.

## WRITE

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute <u>the</u> command. The command register is written by bringing WE to V<sub>IL</sub>, while CE is at V<sub>IL</sub> and <u>OE</u> is <u>at V<sub>IH</sub></u>. Addresses are latched on the falling edge of WE or CE, whichever <u>happens</u> later; while data is latched on the rising edge of WE or CE, whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

## SECTOR GROUP PROTECTION

The M29F016 features hardware sector group protection. This feature will disable both program and erase operations in any combination of eight sector groups of memory. Each sector group consists of four adjacent sectors grouped in the following pattern: sectors 0–3, 4–7, 8–11, 12–15, 16–19, 20–23, 24–27, and 28–31 (see Table 4). The sector group protect feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups

unprotected. Alternatively, Motorola may program and protect sector groups in the factory prior to shipping the device.

## **TEMPORARY SECTOR GROUP UNPROTECT**

This feature allow temporary unprotection of previously protected sector groups of the M29F016 device in order to change data in-system. The sector group unprotect mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the 12 V is taken away from The RESET pin, all the previously protected sector groups will be protected again. Refer to Figures 10 and 11.

## **COMMAND DEFINITIONS**

Device operations are selected by writing specific address and data sequences into the command register. Table 3 defines the valid register command sequences. Note that the erase suspend (B0H) and erase resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover, both Reset/Read commands are functionally equivalent, resetting the device to the read mode.

## **READ/RESET COMMAND**

The read or reset operation is initiated by writing the read/ reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power–up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Та	able 3	. Sect	or Ad	dress	Tables

	A20	A19	A18	A17	A16	Address Range
SA0	0	0	0	0	0	000000h-00FFFFh
SA1	0	0	0	0	1	010000h-01FFFFh
SA2	0	0	0	1	0	020000h-02FFFFh
SA3	0	0	0	1	1	030000h-03FFFFh
SA4	0	0	1	0	0	040000h-04FFFFh
SA5	0	0	1	0	1	050000h-05FFFFh
SA6	0	0	1	1	0	060000h-06FFFFh
SA7	0	0	1	1	1	070000h-07FFFFh
SA8	0	1	0	0	0	080000h-08FFFFh
SA9	0	1	0	0	1	090000h-09FFFFh
SA10	0	1	0	1	0	0A0000h-0AFFFFh
SA11	0	1	0	1	1	0B0000h-0BFFFFh
SA12	0	1	1	0	0	0C0000h-0CFFFFh
SA13	0	1	1	0	1	0D0000h-0DFFFFh
SA14	0	1	1	1	0	0E0000h-0EFFFFh
SA15	0	1	1	1	1	0F0000h-0FFFFFh
SA16	1	0	0	0	0	100000h-10FFFFh
SA17	1	0	0	0	1	110000h-11FFFFh
SA18	1	0	0	1	0	120000h-12FFFFh
SA19	1	0	0	1	1	130000h-13FFFFh
SA20	1	0	1	0	0	140000h-14FFFFh
SA21	1	0	1	0	1	150000h-15FFFFh
SA22	1	0	1	1	0	160000h-16FFFFh
SA23	1	0	1	1	1	170000h-17FFFFh
SA24	1	1	0	0	0	180000h-18FFFFh
SA25	1	1	0	0	1	190000h-19FFFFh
SA26	1	1	0	1	0	1A0000h-1AFFFFh
SA27	1	1	0	1	1	1B0000h-1BFFFFh
SA28	1	1	1	0	0	1C0000h-1CFFFFh
SA29	1	1	1	0	1	1D0000h-1DFFFFh
SA30	1	1	1	1	0	1E0000h-1EFFFFh
SA31	1	1	1	1	1	1F0000h-1FFFFFh

## AUTOSELECT COMMAND

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

#### Table 4. Sector Group Addresses

	A20	A19	A18	Address Range
SGA0	0	0	0	SA0–SA3
SGA1	0	0	1	SA4–SA7
SGA2	0	1	0	SA8–SA11
SGA3	0	1	1	SA12–SA15
SGA4	1	0	0	SA16-SA19
SGA5	1	0	1	SA20–SA23
SGA6	1	1	1	SA24–SA27
SGA7	1	1	1	SA28–SA31

The device contains an autoselect operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacturer code of 01H. A read cycle from address XX01H returns the device code ADH (see Table 2). All manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit. Furthermore, the write protect status of sectors can be read in this mode. Scanning the sector group addresses (A18, A19, and A20) while (A6, A1, A0) = (0, 1, 0) will produce a logical "1" at the device output DQ0 for a protected sector group.

To terminate the operation, it is necessary to write the read/reset command sequence into the register.

## BYTE PROGRAMMING

The Flash chip is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data <u>write cycles</u>. Addresses are latched on the falling edge of CE or WE, whichever happens later and the data is latched on the rising edge of <u>CE</u> or <u>WE</u>, whichever happens first. The rising edge of <u>CE</u> or <u>WE</u> (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence the system is *not* required to provide further controls or timings. The Flash chip will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ7 is equivalent to data written to this bit (see Write Operation Status section) at which time the device returns to the read mode and addresses are no longer latched. Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence, data polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored.

Programming is allowed in any sequence and across sector boundaries. Beware that a data 0 cannot be programmed back to a 1. Attempting to do so will probably hang up the device (exceed timing limits), or perhaps result in an apparent success according to the data polling algorithm but a read from reset/read mode will show that the data is still 0. Only erase operations can convert 0s to 1s.

Figure 2 illustrates the Embedded Programming Algorithm using typical command strings and bus operations.

#### Table 5. Command Definitions

Command	Bus First Bus Write Write Cycle			Second Bus Third Bus Write Cycle Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle			
Sequence	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset/Read	1	ХХХХН	F0H										
Reset/Read	3	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD				
Autoselect	3	5555H	AAH	2AAAH	55H	5555H	90H						
Byte Program	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA	Data				
Chip Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA	30H
Erase Suspend	1	ХХХХН	B0H										
Erase Resume	1	ХХХХН	30H										

NOTES:

1. Bus operations are defined in Table 1.

2. RA = Address of the memory location to be read.

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.

SA = Address of the sector to be erased. The combination of A20, A19, A18, A17, and A16 will uniquely select any sector.

3. RD = Data read from location RA during read operation.

PD = Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{WE}$ .

4. Read and Byte program functions to non-erasing sectors are allowed in the erase suspend mode.

5. Address bits A15, A14, A13, A12, and A11 = X = don't care.

## **CHIP ERASE**

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set–up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does *not* require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device automatically will program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

<u>The automatic erase begins on the rising edge of the last</u> WE pulse in the command sequence and terminates when the data on DQ7 of each byte is 1 (see Write Operation Status section) at which time the device returns to read the mode.

Figure 3 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

## SECTOR ERASE

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set–up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of WE. A time–out of 50  $\mu$ s from the rising edge of the last sector erase command will initiate the sector erase command(s).

#### CAUTION

Do not attempt to write an invalid command sequence during the sector erase timeout. Otherwise, it will terminate the sector erase operation and the device will reset back into the read mode.

Multiple sectors may be erased concurrently by writing the six bus cycle operations as described above. This sequence

is followed with writes of the sector erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 µs, otherwise that command will not be accepted. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last sector erase command is written. A time-out of 50 µs from the rising edge of the last WE will initiate the execution of the sector erase command(s). If another falling edge of the WE occurs within the 50 µs time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase window is still open, see section DQ3, Sector Erase Timer). Any command other than sector erase or erase suspend during this period will reset the device to read mode, ignoring the previous command string. Resetting the device after it has begun execution will result in the data of the operated sectors being undefined. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any seguence and with any number of sectors (1 to 8).

Sector erase does *not* require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is *not* required to provide any controls or timings during these operations. A reset command will terminate the sector erase but the data in the sector will be undefined. In that case, perform the sector erase operation again and allow it to complete

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ7 of each byte is 1 (see Write Operation Sta<u>tus</u> section) at which time the device returns to read mode. Data polling must be performed at an address within any of the sectors being erased.

#### ERASE SUSPEND

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writing the Erase Suspend command during the Sector Erase timeout results in immediate termination of the time-out period and suspension of the erase operation.

Any other command written during the Erase Suspend mode will be ignored except the Erase Resume command. Writing the Erase Resume command resumes the erase operation. The addresses are "don't–cares" when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 15  $\mu$ s to suspend the erase operation. When the device has entered the erase–suspended mode, the RY/BY output pin and the DQ7 bit will be at logic 1, and DQ6 will stop toggling. The user must use the address of the erasing sector for reading DQ6 and DQ7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ2 to toggle. (See the section on DQ2).

After entering the erase–suspend–read mode, the user can program the device by writing the appropriate command sequence for Byte Program. This program mode is known as the erase–suspend–program mode. Again, programming in this mode is the same as programming in the regular Byte Program mode except that the data must be programmed to sectors that are not erase–suspended. Successively reading from the erase–suspended sector while the device is in the erase–suspend–program mode will cause DQ2 to toggle. The end of the erase–suspended program operation is detected by the RY/BY output pin, Data Polling of DQ7, or by the Toggle Bit I (DQ6) which is the same as the regular Byte Program operation. Note the DQ7 must be read from the byte program address while DQ6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### WRITE OPERATION STATUS

#### DQ7

#### **Data Polling**

The device features data polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed.

During the Embedded Program Algorithm an attempt to read the device will produce the complement data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. Data polling is valid after the rising edge of the fourth WE pulse in the four write pulse sequence.

During the Embedded Erase Algorithm, an attempt to read the device will produce a 0 at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a 1 at the DQ7 output.

Data polling will also flag the entry into erase suspend. DQ7 will switch "0" to "1" at the start of the erase suspend mode. Please note that the address of an erasing sector must be applied in order to observe DQ7 in the erase suspend mode.

During program in erase suspend, data polling will perform the same as in regular program execution outside of the suspend mode.

For chip erase, the data polling is valid after the rising edge of the sixth WE <u>pulse</u> in the six write pulse sequence. For sector erase, the data polling is valid after the last rising edge of the sector erase WE pulse. data polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the data pins (DQ7) may change asynchronously while the output enable (OE) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ7 has a valid data, the data outputs on DQ0 - DQ6 of each byte may be still invalid. The valid data on DQ0 - DQ7 will be read on the successive read attempts.

The data polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector era<u>se time-out</u> (see Table 5).

See Figure 5 for the data polling timing specifications and diagrams.

## DQ6

#### **Toggle Bit**

The device also features the "Toggle Bit" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (OE toggling) data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on *the next* successive attempt. During programming, the

toggle bit is valid after the rising edge of the fourth WE pulse in the four write pulse sequence. For chip erase, the toggle bit is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. For sector erase, the toggle bit is valid after the last rising edge of the sector erase WE pulse. The toggle bit is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2  $\mu$ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100  $\mu$ s and then drop back into read mode, having changed none of the data.

Either CE or OE toggling will cause the DQ6 to toggle.

See Figure 6 for the toggle bit timing specifications and diagrams.

#### DQ5

#### **Exceeded Timing Limits**

DQ5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ5 will produce a 1. This is a failure condition which indicates that the <u>program</u> or erase cycle was not successfully completed. data polling is the only operating function of the device under this condition. The CE circuit will <u>partially power</u> down the device under these conditions. The OE and WE pins will control the output disable functions as described in Table 1.

If this failure condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused, however, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device.

If this failure condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad. If this failure condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused, (other sectors are still functional and can be reused). The device must be reset to use the other sectors.

The DQ5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ7 bit and DQ6 never stops toggling. Once the device has exceeded timing limits, the DQ5 bit will indicate a 1. Please note that this is not a device failure condition since the device was incorrectly used. The device must be reset to continue using the device.

#### DQ3 Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time–out will <u>begin</u>. DQ3 will remain low until the time–out is complete. data polling and toggle bit are valid after the initial sector erase command sequence.

If data polling or the toggle bit indicates the device has been written with a valid erase command, DQ3 may be used to determine if the sector erase timer window is still open. If DQ3 is high (1) the internally controlled erase cycle has begun; attempts to write subsequent sector erase commands to the device will be ignored until the erase operation is completed as indicated by data polling or toggle bit. If DQ3 is low (0), the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 were high on the second status check, the command may not have been accepted.

Refer to Table 6: Write Operation Status.

		Status	DQ7	DQ6	DQ5	DQ3	DQ2
In Progress	Byte Program in Embedde	ed Program Algorithm	DQ7	Toggle	0	0	1
	Embedded Erase Algorith	m	0	Toggle	0	1	Toggle
	Erase Suspended Mode	rase Suspended Mode Erase Suspend Read (Erase Suspended Sector)			0	1	Toggle (Note 1)
	Erase Suspend Read (Non–Erase Suspended Sector)			Data	Data	Data	Data
	Erase Suspend Program (Non–Erase Suspended Sector)				0	1	1 (Note 3)
Exceeded	Byte Program in Embedde	DQ7	Toggle	1	0	1	
Time Limits	Program/Erase in Embede	0	Toggle	1	1	N/A	
	Erase Suspended Mode	Erase Suspend Program (Non–Erase Suspended Sector)	DQ7	Toggle	1	1	N/A

#### **Table 6. Write Operation Status**

NOTES:

1. Performing successive read operations from the erase-suspended sector will cause DQ2 to toggle.

2. Performing successive read operations from any address will cause DQ6 to toggle.

3. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

## DQ2 Toggle Bit II

This toggle bit, along with DQ6, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ2 to toggle during the Embedded Erase Algorithm. If the device is in the erase–suspended–read mode, successive reads from the erase–suspend sector will cause DQ2 to toggle. When the device is in the erase–suspended program mode, successive reads from the byte address of the non–erase suspended sector will indicate the logic '1' at the DQ2 bit.

DQ6 is different from DQ2 in that DQ6 toggles only when the standard program or erase, or erase suspend program operation is in progress. The behavior of these two status bits, along with that of DQ7, is summarized as follows:

Mode	DQ7	DQ6	DQ2
Program	DQ7	toggles	1
Erase	0	toggles	toggles
Erase Suspend Read (1) (Erase Suspended Sector)	1	1	toggles
Erase Suspend Program	DQ7 (2)	toggles	1 (2)

NOTES:

- 1. These status flags apply when outputs are read from a sector that has been erase–suspended.
- 2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

For example, DQ2 and DQ6 can be used together to determine the erase-suspend-read mode (DQ2 toggles while DQ6 does not). See also Table 6 and Figure 12.

Furthermore, DQ2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ2 toggles if this bit is read from the erasing sector.

## RY/BY Ready/Busy

The device provides a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands with the exception of the erase suspend command. If the device is placed in an erase suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to Figure 13 for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, several  $RY/\overline{BY}$  pins can be tied together in parallel with a pull-up resistor to V<sub>CC</sub>.

## RESET Hardware Reset

Th<u>e device</u> may be reset by driving the RESET pin to V<sub>IL</sub>. The RESET pin must be kept low (V<sub>IL</sub>) for at least 500 ns. Any operation in progress will be terminated and the internal <u>state machine will be reset</u> to the read mode 20  $\mu$ s after the RESET pin is driven low. If a hardware reset occurs during a program operation, the data at that particular location will be indeterminate.

When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be accessed. Also, note that all the data output pins are threestated for the duration of the RESET pulse. Once the RESET pin is taken high, the device requires 500 ns of wake up time until outputs are valid for read access.

The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system's microprocessor to read the boot–up firmware from the flash memory.

## DATA PROTECTION

The device is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up, the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from  $V_{CC}$  power–up and power–down transitions or system noise.

## LOW VCC WRITE INHIBIT

To avoid initiation of a write cycle during V<sub>CC</sub> power–up and power–down, a write cycle is locked out for V<sub>CC</sub> less than 3.2 V (typically 3.7 V). If V<sub>CC</sub> < V<sub>LKO</sub>, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V<sub>CC</sub> level is greater than V<sub>LKO</sub>.

## WRITE PULSE "GLITCH" PROTECTION


Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$  or  $\overline{WE}$  will not initiate a write cycle.

## LOGICAL INHIBIT

<u>Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ .</u> CE = V<sub>IH</sub> or WE = V<sub>IH</sub>. To initiate a write cycle CE and WE must be a logical zero while OE is a logical one.

## **POWER-UP WRITE INHIBIT**

Power–up of the device with  $\overline{WE} = \overline{CE} = V_{IL} and \overline{OE} = V_{IH}$ will not accept commands on the rising edge of WE. The internal state machine is automatically reset to the read mode on power–up.



Program Command Sequence (Address/Command):






Figure 2. Embedded Programming Algorithm



Chip Erase Command Sequence (Address/Command):



#### Individual Sector/Multiple Sector Erase Command Sequence (Address/Command):






Figure 3. Embedded Erase Algorithm




NOTE: DQ7 is rechecked even if DQ5 = 1 because DQ7 may change simultaneously with DQ5.

Figure 4. Data Polling Algorithm




\*DQ7 = Valid Data (the device has completed the embedded operation).






\*DQ6 Stops Toggling (the device has completed the embedded operation).

## Figure 6. AC Waveforms for Toggle Bit During Embedded Algorithm Operations



NOTE: DQ6 is rechecked even if DQ5 = 1 because DQ6 may stop toggling at the same time as DQ5 changing to 1.






Figure 8. Maximum Undershoot Waveform







Figure 9. Maximum Overshoot Waveform











Figure 11. Temporary Sector Group Unprotect



NOTE: DQ2 is read from the erase-suspended sector.






Figure 13. RY/BY Timing Diagram During Program/Erase Operations





Figure 14. RESET Timing Diagram

## **ORDERING INFORMATION**


(Order by Full Part Number)




101231 0101130	101231 0101112
M29F016IR90	M29F016IR12

M29F016IT90R M29F016IT12R M29F016IR90R M29F016IR12R

## PACKAGE DIMENSIONS



R PACKAGE 48–PIN REVERSE TSOP CASE 1111A–01



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and the associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

 $\Diamond$ 

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



