

4 Mbit (512Kb x8, Boot Block) Flash Memory

- 5V ± 10% SUPPLY VOLTAGE
- 12V ± 5% or ± 10% ROGRAMMING VOLTAGE
- FAST ACCESS TIME: 70ns
- PROGRAM/ERASE CONTROLLER (P/E.C.)
- AUTOMATIC STATIC MODE
- MEMORY ERASE in BLOCKS
 - Boot Block (Top location) with hardware write and erase protection
 - Parameter and Main Blocks
- 100,000 PROGRAM/ERASE CYCLES
- LOW POWER CONSUMPTION
- 20 YEARS DATA RETENTION
 - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code: F6h

DESCRIPTION

The M28F411 Flash memory is a non-volatile memory that may be erased electrically at the block level and programmed by byte. The interface is directly compatible with most microprocessors. TSOP40 (10 x 20mm) package is used.

Table 1. Signal Names

A0-A18	Address Inputs
DQ0-DQ7	Data Input / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
WP	Write Protect
RP	Reset/Power Down/Boot Block Unlock
V _{PP}	Program & Erase Supply Voltage
V _{CC}	Supply Voltage
Vss	Ground





Figure 1. Logic Diagram



August 1998 1/33


Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature (4)	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	–65 to 150	°C
V _{IO} (2, 3)	Input or Output Voltages	-0.6 to Vcc + 0.5	V
V _{CC}	Supply Voltage	–0.6 to 7	V
V _(A9, RP) (2)	A9, RP Voltage	-0.6 to 13.5	V
V _{PP} ⁽²⁾	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

- 2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns.
- 3. Maximum Voltage may overshoot to 6V during transition and for less than 20ns.
- 4. Depends on range.

Figure 2. TSOP Pin Connections



Warning: NC = Not Connected.

Organization

The M28F411 is organized as 512K x8. Memory control is provided by Chip Enable, Output Enable and Write Enable inputs. A Reset/Power Down/Boot block unlock, tri-level input, places the memory in deep power down, normal operation or enables programming and erasing of the boot block.

Memory Blocks

Erasure of the memory is in blocks. There are 7 blocks in the memory address space, one Boot Block of 16 Kbytes, two 'Key Parameter Blocks' of 8 Kbytes, one 'Main Block' of 96 Kbytes, and three 'Main Blocks' of 128 Kbytes. The M28F411 locates the Boot Block starting at the top (7FFFFh). The blocks mappings are shown in Figure 3. Each block of the memory can be erased separately over typically 100,000 times and erasure takes typically 1 second. The Boot Block is hardware protected from accidental programming or erasure, depending on the RP and WP signals. Program/Erase commands in the Boot Block are executed only when RP is at V_{HH} or WP is at V_{IH} (while RP is at VIH). The memory blocks protection scheme is shown in Table 3. Blockerasure may be suspended in order to read data from other blocks of the memory, and then resumed. Programming and erasure of the memory blocks is disabled when the program supply is at VPPL.

Bus Operations

Six operations can be performed by the appropriate bus cycles, Read Byte from the Array, Read Electronic Signature, Output Disable, Standby, Power Down and Write the Command of an Instruction.

Figure 3. Memory Map, Byte-wide Addresses




Table 3. Memory Blocks Protection Truth Table

V _{PP}	RP	WP	Boot Block	Other Blocks
V_{PPL}	X	X	Protected	Protected
V _{PPH}	V _{IL}	Х	Protected	Protected
V_{PPH}	V _{IH}	V _{IL}	Protected	Unprotected
V _{PPH}	V _{IH}	V _{IH}	Unprotected	Unprotected
V _{PPH}	V _{HH}	X	Unprotected	Unprotected

Notes: X' = Don't Care

RP is the Reset/Power Down/ Boot Block Unlock tri-level input.

V_{PP} is the program or erase supply voltage. VIH/VIL are logic high and low levels.

Command Interface

Commands can be written to a Command Interface (C.I.) latch to perform read, programming, erasure and to monitor the memory's status. When power is first applied, on exit from power down or if Vcc falls below V_{LKO}, the command interface is reset to Read Memory Array.

Instructions and Commands

Eight Instructions are defined to perform Read Memory Array, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. An internal Program/Erase Controller (P/E.C.) handles all timing and verification of the Program and Erase instructions and provides status bits to indicate its operation and exit status. Instructions are composed of a first command write operation followed by either second command write, to confirm the commands for programming or erase, or a read operation to read data from the array, the Electronic Signature or the Status Register.

For added data protection, the instructions for byte program and block erase consist of two commands that are written to the memory and which start the automatic P/E.C. operation. Byte programming takes typically 9µs, block erase typically 1 second. Erasure of a memory block may be suspended in order to read data from another block and then resumed. A Status Register may be read at any time, including during the programming or erase cycles, to monitor the progress of the operation.

Power Saving

The M28F411 has a number of power saving features. A CMOS standby mode is entered when the Chip Enable \overline{E} and the Reset/Power Down (\overline{RP}) signals are at Vcc, when the supply current drops to typically $60\mu A$. A deep power down mode is enabled when the Reset/Power Down (\overline{RP}) signal is at Vss, where the supply current drops to typically $0.2\mu A$. The time required to awake from the deep power down mode is 300ns maximum, with instructions to the C.I. recognised after only 210ns.

SIGNAL DESCRIPTIONS

Address Inputs (A0-A18). The address signals, inputs for the memory array, are latched during a write operation.

A9 Address Input is also used for the Electronic Signature Operation. When A9 is raised to 12V the Electronic Signature may be read. The A0 signal is used to select two bytes, when A0 is Low the Manufacturercode is read and when A0 is High the Device code.

Data Input/Outputs (DQ0-DQ7). The data inputs, a byte to be programmed or a command to the C.I., are latched when both Chip Enable \overline{E} and Write Enable \overline{W} are active. The data output from the memory Array, the Electronic Signature or Status Register is valid when Chip Enable \overline{E} and Output Enable \overline{G} are active. The output is high impedance when the chip is deselected or the outputs are disabled.

Chip Enable ($\overline{\mathbf{E}}$). The Chip Enable activates the memory control logic, input buffers, decoders and sense amplifiers. $\overline{\mathbf{E}}$ High de-selects the memory and reduces the power consumption to the standby level. $\overline{\mathbf{E}}$ can also be used to control writing to the command register and to the memory array, while $\overline{\mathbf{W}}$ remains at a low level. Both addresses and data inputs are then latched on the rising edge of $\overline{\mathbf{E}}$.

Reset/Power Down (RP). This is a tri-level input which locks the Boot Block from programming and erasure, and allows the memory to be put in deep power down.

When \overline{RP} is High (up to 6.5V max) and \overline{WP} is low the Boot Block is locked and cannot be programmed or erased. When \overline{RP} is above 11.4V the Boot Block is unlocked for programming or erasure. With \overline{RP} Low the memory is in deep power down, and if \overline{RP} is within Vss+0.2V the lowest supply current is absorbed.

Output Enable (G). The Output Enable gates the outputs through the data buffers during a read operation.

Write Enable (\overline{W}). It controls writing to the Command Register and Input Address and Data latches. Both Addresses and Data Inputs are latched on the rising edge of \overline{W} .

Write Protect (WP). The write protect is an additionnal hardware control input to protect or unprotect the Boot Block from write operations for systems where V_{HH} voltage is not available to \overline{RP} pin. When V_{PP} is at V_{PPH} and \overline{RP} is at V_{IH} , if \overline{WP} is at V_{IL} the Boot Block is protected; if \overline{WP} is at V_{IH} , the Boot Block is unprotected and can be erased and programmed just like all other blocks. When V_{PP} is at V_{PPH} and \overline{RP} is at V_{HH} , the \overline{WP} is don't care and the Boot Block is unprotected.

See Table 3 for a complete picture of the Blocks protection scheme.

V_{PP} Program Supply Voltage. This supply voltage is used for memory Programming and Erase.

V_{PP} ±10% tolerance option is provided for application requiring maximum 100 write and erase cycles.

Vcc Supply Voltage. It is the main circuit supply.

Vss Ground. It is the reference for all voltage measurements.

DEVICE OPERATIONS

Operations are defined as specific bus cycles and signals which allow memory Read, Command Write, Output Disable, Standby, Power Down, and Electronic Signature Read. They are shown in Table 4.

Table 4. Operations

Operation	Ē	G	w	RP	DQ0 - DQ7
Read Byte	V _{IL}	V_{IL}	V _{IH}	V_{IH}	Data Output
Write Byte	V _{IL}	VIH	V _{IL}	V _{IH}	Data Input
Output Disable	V _{IL}	V _{IH}	V _{IH}	V _{IH}	Hi-Z
Standby	V _{IH}	Х	Х	V _{IH}	Hi-Z
Power Down	Х	Х	Х	V _{IL}	Hi-Z

Note: $X = V_{IL}$ or V_{IH} , $V_{PP} = V_{PPL}$ or V_{PPH} .

Table 5. Electronic Signature

Code	Ē	G	w	A0	A9	A1-A8 & A10-A18	DQ0 - DQ7
Manufact. Code	V_{IL}	V_{IL}	V _{IH}	V_{IL}	V _{ID}	Don't Care	20h
Device Code	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{ID}	Don't Care	F6h

Note: $\overline{RP} = V_{IH}$.

Read. Read operations are used to output the contents of the Memory Array, the Status Register or the Electronic Signature. Both Chip Enable E and Output Enable G must be low in order to read the output of the memory. The Chip Enable input also provides power control and should be used for device selection. Output Enable should be used to gate data onto the output independent of the device selection.

The data read depends on the previous command written to the memory (see instructions RD, RSR and RSIG).

Write. Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable \overline{E} is Low and Write Enable \overline{W} is Low with Output Enable \overline{G} High. Commands, Input Data and Addresses are latched on the rising edge of \overline{W} or \overline{F}

Output Disable. The data outputs are high impedance when the Output Enable \overline{G} is High with Write Enable \overline{W} High.

Standby. The memory is in standby when the Chip Enable E is High. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable G or Write Enable W inputs.

Power Down. The memory is in Power Down when RP is low. The power consumption is reduced to the Power Down level, and Outputs are in high impedance, independant of the Chip Enable E, Output Enable G or Write Enable W inputs.

Electronic Signature. Two codes identifying the manufacturer and the device can be read from the memory, the manufacturer code for STMicroelectronics is 20h, and the device codes is F6h. These codes allow programming equipment or applications to automatically match their interface to the characteristics of the particular manufacturer's product.

The Electronic Signature is output by a Read Array operation when the voltage applied to A9 is at $V_{\rm ID}$, the manufacturer code is output when the Address input A0 is Low and the device code when this input is High. Other Address inputs are ignored.

The Electronic Signature can also be read, without raising A9 to V_{ID} , after giving the memory the instruction RSIG (see the relevant instruction).

INSTRUCTIONS AND COMMANDS

The memory includes a Command Interface (C.I.) which latches commands written to the memory. Instructions are made up from one or more commands to perform memory Read, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. These instructions require from 1 to 3 operations, the first of which is always a write operation and is followed by either a further write operation to confirm the first command or a read operation(s) to output data.

A Status Register indicates the P/E.C. status Ready or Busy, the suspend/in-progress status of erase operations, the failure/success of erase and program operations and the low/correct value of the Program Supply voltage V_{PP}.

The P/E.C. automatically sets bits b3 to b7 and clears bit b6 & b7. It cannot clear bits b3 to b5. The register can be read by the Read Status Register (RSR) instruction and cleared by the Clear Status Register (CLRS) instruction. The meaning of the bits b3 to b7 is shown in Table 8. Bits b0 to b2 are reserved for future use (and should be masked out during status checks).

Read (RD) Instruction. The Read instruction consists of one write operation giving the command FFh. Subsequent read operations will read the addressed memory array content.

Read Status Register (RSR) Instruction. The Read Status Register instruction may be given at any time, including while the Program/Erase Controller is active. It consists of one write operation giving the command 70h. SubsequentRead operations output the contents of the Status Register. The contents of the status register are latched on the falling edge of \overline{E} or \overline{G} signals, and can be read until \overline{E} or \overline{G} returns to its initial high level. Either \overline{E} or \overline{G} must be toggled to V_{IH} to update the latch. Additionally, any read attempt during program or erase operation will automatically output the contents of the Status Register.

Table 6. Instructions

Mne-	Instruction	Cycles	1st Cycle			2nd Cycle			
monic	instruction	Oyeles	Operation	Address (1)	Data	Operation	Address	Data	
RD	Read Memory Array	1+	Write	х	FFh	Read ⁽²⁾	Read Address	Data	
RSR	Read Status Register	1+	Write	Х	70h	Read ⁽²⁾	X	Status Register	
RSIG	Read Electronic Signature	3	Write	Х	90h	Read ⁽²⁾	Signature Address ⁽³⁾	Signature	
EE	Erase	2	Write	Х	20h	Write	Block Address	D0h	
PG	Program	2	Write	Х	40h or 10h	Write	Address	Data Input	
CLRS	Clear Status Register	1	Write	Х	50h				
ES	Erase Suspend	1	Write	Х	B0h				
ER	Erase Resume	1	Write	Х	D0h				

Notes: 1. X = Don't Care.

Table 7. Commands

Hex Code	Command
00h	Invalid/Reserved
10h	Alternative Program Set-up
20h	Erase Set-up
40h	Program Set-up
50h	Clear Status Register
70h	Read Status Register
90h	Read Electronic Signature
B0h	Erase Suspend
D0h	Erase Resume/Erase Confirm
FFh	Read Array

Read Electronic Signature (RSIG) Instruction.

This instruction uses 3 operations. It consists of one write operation giving the command 90h followed by two read operations to output the manufacturer

and device codes. The manufacturer code, 20h, is output when the address line A0 is Low, and the device code is F6h. It is issued when A0 is High.

Erase (EE) Instruction. This instruction uses two write operations. The first command written is the Erase Set-up command 20h. The second command is the Erase Confirm command D0h. During the input of the second command an address of the block to be erased is given and this is latched into the memory. If the second command given is not the Erase Confirm command then the status register bits b4 and b5 are set and the instruction aborts. Read operations output the status register after erasure has started.

During the execution of the erase by the P/E.C., the memory accepts only the RSR (Read Status Register) and ES (Erase Suspend) instructions. Status Register bit b7 returns '0' while the erasure is in progress and '1' when it has completed. After completion the Status Register bit b5 returns '1' if there has been an Erase Failure because erasure has not been verified even after the maximum number of erase cycles have been executed. Status Register bit b3 returns '1' if VPP does not remain at VPPH level when the erasure is attempted and/or proceding.

The first cycle of the RD, RSR or RSIG instruction is followed by read operations to read memory array, Status Register or Electronic Signature codes. Any number of Read cycle can occur after one command cycle.

^{3.} Signature address bit A0=V_{IL} will output Manufacturer code. Address bit A0=V_{IH} will output Device code. Other address bits are ignored.

Table 8. Status Register

Mne- monic	Bit	Name	Logic Level	Definition	Note
P/ECS	7	P/E.C. Status	'1'	Ready	Indicates the P/E.C. status, check during Program
P/EC3	/	P/E.C. Status	'0'	Busy	or Erase, and on completion before checking bits b4 or b5 for Program or Erase Success
F00		Erase	'1'	Suspended	On an Erase Suspend instruction P/ECS and
ESS	6	Suspend Status	'0'	In progress or Completed	ESS bits are set to '1'. ESS bit remains '1' until an Erase Resume instruction is given.
ES	5	Erase Status	'1'	Erase Error	ES bit is set to '1' if P/E.C. has applied the maximum number of erase pulses to the block
LS		Liase Status	'0'	Erase Success	without achieving an erase verify.
- DO		Program	'1'	Program Error	PS bit set to '1' if the P/E.C. has failed to program
PS	4	Status	'0'	Program Success	a byte.
VPPS	3	V _{PP} Status	'1'	V _{PP} Low, Abort	VPPS bit is set if the V _{PP} voltage is below V _{PPH} (min) when a Program or Erase instruction
VFFS	3	VPP Status	'0'	V _{PP} OK	has been executed.
	2	Reserved			
	1	Reserved			
	0	Reserved			

Notes: Logic level '1' is High, '0' is Low.

 V_{PP} must be at V_{PPH} when erasing, erase should not be attempted when $V_{PP} < V_{PPH}$ as the results will be uncertain. If V_{PP} falls below V_{PPH} or \overline{RP} goes Low the erase aborts and must be repeated, after having cleared the Status Register (CLRS).

Program (PG) Instruction. This instruction uses two write operations. The first command written is the Program Set-up command 40h (or 10h). A secondwrite operation latches the Address and the Data to be written and starts the P/E.C. Read operations output the status register after the programming has started.

Memory programming is only made by writing '0' in place of '1' in a byte.

During the execution of the programming by the P/E.C., the memory accepts only the RSR (Read Status Register) instruction. The Status Register bit b7 returns '0' while the programming is in progress

and '1' when it has completed. After completion the Status register bit b4 returns '1' if there has been a Program Failure. Status Register bit b3 returns a '1' if VPP does not remain at VPPH when programming is attempted and/or during programming.

 V_{PP} must be at V_{PPH} when programming, programming should not be attempted when $V_{PP} < V_{PPH}$ as the results will be uncertain. Programming aborts if V_{PP} drops below V_{PPH} or \overline{RP} goes Low. If aborted the data may be incorrect. Then after having cleared the Status Register (CLRS), the memory must be erased and re-programmed.

Clear Status Register (CLRS) Instruction. The Clear Status Register uses a single write operation which clears bits b3, b4 and b5, if latched to '1' by the P/E.C., to '0'. Its use is necessary before any new operation when an error has been detected.

Erase Suspend (ES) Instruction. The Erase operation may be suspended by this instruction which consists of writing the command B0h. The Status Register bit b6 indicates whether the erase has actually been suspended, b6 = '1', or whether the P/E.C. cycle was the last and the erase is completed. b6 = '0'.

During the suspension the memory will respond only to Read (RD), Read Status Register (RSR) or Erase Resume (ER) instructions. Read operations initially output the status register while erase is suspended but, following a Read instruction, data from other blocks of the memory can be read. VPP must be maintained at VPPH while erase is suspended. If VPP does not remain at VPPH or the RP signal goes Low while erase is suspended then erase is aborted while bits b5 and b3 of the status register are set. Erase operation must be repeated after having cleared the status register, to be certain to erase the block.

Erase Resume (ER) Instruction. If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command D0h. The status register bit b6 is cleared when erasure resumes. Read operations output the status register after the erase is resumed.

The suggested flow charts for programs that use the programming, erasure and erase suspend/resumefeatures of the memories are shown in Figure 11 to Figure 13.

Programming. The memory can be programmed byte-by-byte. The Program Supply voltage V_{PP} must be applied before program instructions are given, and if the programming is in the Boot Block, RP must also be raised to V_{HH} or WP set to V_{IH} to unlock the Boot Block. The Program Supply voltage may be applied continuously during programming.

The program sequence is started by writing a Program Set-up command (40h) to the Command Interface, this is followed by writing the address and data byte to the memory. The Program/Erase Controller automatically starts and performs the programming after the second write operation, providing that the VPP voltage (and RP, WP voltages if programming the Boot Block) are correct. During the programming the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that programming is completed.

A full status check can be made after each byte or after a sequence of data has been programmed. The status check is made on bit b3 for any possible VPP error and on bit b4 for any possible programming error.

Erase. The memory can be erased by blocks. The Program Supply voltage V_{PP} must be applied before the Erase instruction is given, and if the Erase is of the Boot Block \overline{RP} must also be raised to V_{HH} or \overline{WP} set to V_{IH} to unlock the Boot Block. The Erase sequence is started by writing an Erase Set-up command (20h) to the Command Interface, this is followed by an address in the block to be erased and the Erase Confirm command (D0h).

The Program/Erase Controller automatically starts and performs the block erase, providing the VPP voltage (and the \overline{RP} and \overline{WP} voltages if the erase is of the Boot Block) are correct. During the erase the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that erase is completed.

A full status check can be made after the block erase by checking bit b3 for any possible V_{PP} error, bits b5 and b6 for any command sequence errors (erase suspended) and bit b5 alone for an erase error.

Reset. Note that after any program or erase instruction has completed with an error indication or after any V_{PP} transitions down to V_{PPL} the Command Interface must be reset by a Clear Status Register Instruction before data can be accessed.

POWER SUPPLY

Automatic Power Saving

The M28F411 place itself in a lower power state when not being accessed. Following a Read operation, after a delay equal to the memory access time, the Supply Current is reduced from a typical read current of 25mA (CMOS inputs) to less than 2mA.

Power Down

The memory provides a power down control input \overline{RP} . When this signal is taken to below $V_{SS}+0.2V$ all internal circuits are switched off and the supply current drops to typically $0.2\mu A$ and the program current to typically $0.1\mu A$. If \overline{RP} is taken low during a memory read operation then the memory is deselected and the outputs become high impedance. If \overline{RP} is taken low during a program or erase sequence then it is aborted and the memory content is no longer valid.

Recovery from deep power down requires 300ns to a memory read operation, or 210ns to a command write. On return from power down the status register is cleared to 00h.

Table 9. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 4. AC Testing Input Output Waveform




Figure 5. AC Testing Load Circuit




Table 10. Capacitance⁽¹⁾ ($T_A = 25 \, ^{\circ}\text{C}$, $f = 1 \, \text{MHz}$)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

Power Up

The Supply voltage V_{CC} and the Program Supply voltage V_{PP} can be applied in any order. The memory Command Interface is reset on power up to Read Memory Array, but a negative transition of Chip Enable \overline{E} or a change of the addresses is required to ensure valid data outputs. Care must be taken to avoid writes to the memory when V_{CC} is above V_{LKO} and V_{PP} powers up first. Writes can be inhibited by driving either \overline{E} or \overline{W} to V_{IH} . The memory is disabled until \overline{RP} is up to V_{IH} .

Supply Rails

Normal precautions must be taken for supply voltage decoupling, each device in a system should have the V_{CC} and V_{PP} rails decoupled with a $0.1\mu F$ capacitor close to the V_{CC} and V_{SS} pins. The PCB trace widths should be sufficient to carry the V_{PP} program and erase currents required.

Table 11. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 5\text{V}\pm5\% \text{ or } 5\text{V}\pm10\%; V_{PP} = 12\text{V}\pm5\%)$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μА
Icc (1, 3)	Supply Current (Read) TTL	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 10MHz$		50	mA
icc	Supply Current (Read) CMOS	$\overline{E} = V_{SS}, \overline{G} = V_{SS}, f = 10MHz$		45	mA
(2)	Supply Current (Standby) TTL	$\overline{E} = V_{IH}, \overline{RP} = V_{IH}$		3	mA
I _{CC1} (3)	Supply Current (Standby) CMOS	$\frac{\overline{E} = V_{CC} \pm 0.2V,}{\overline{RP} = V_{CC} \pm 0.2V}$		100	μА
I _{CC2} (3)	Supply Current (Power Down) CMOS	$\overline{RP} = V_{SS} \pm 0.2V$		5	μΑ
I _{CC3}	Supply Current (Program)	Program in progress		50	mA
I _{CC4}	Supply Current (Erase)	Erase in progress		30	mA
I _{CC5} (2)	Supply Current (Erase Suspend)	E = V _{IH} , Erase suspended		10	mA
I _{PP}	Program Current (Read or Standby)	V _{PP} > V _{CC}		200	μА
I _{PP1}	Program Current (Read or Standby)	V _{PP} ≤ V _{CC}		±10	μΑ
I _{PP2}	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μА
I _{PP3}	Program Current (Program)	Program in progress		30	mA
I _{PP4}	Program Current (Erase)	Erase in progress		30	mA
I _{PP5}	Program Current (Erase Suspend)	Erase suspended		200	μΑ
V_{IL}	Input Low Voltage		-0.5	0.8	V
V_{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -2mA	2.4		V
V_{PPL}	Program Voltage (Normal operation)		0	6.5	V
V_{PPH}	Program Voltage (Program or Erase operations)		11.4	12.6	V
V _{ID}	A9 Voltage (Electronic Signature)		11.4	13	V
I _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		500	μΑ
V_{LKO}	Supply Voltage (Erase and Program lock-out)		2		V
V _{HH}	Input Voltage (RP, Boot unlock)	Boot Block Program or Erase	11.4	13	V

Notes: 1. Automatic Power Saving reduces I_{CC} to ≤ 8mA typical in static operation. 2. Current increases to $I_{CC} + I_{CC5}$ during a read operation. 3. CMOS levels $V_{CC} \pm 0.2V$ and $V_{SS} \pm 0.2V$. TTL levels V_{IH} and V_{IL} .

Table 12. DC Characteristics

 $(T_A = -20 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C}; \ V_{CC} = 5V\pm5\% \text{ or } 5V\pm10\%; \ V_{PP} = 12V\pm5\%)$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μА
Icc (1, 3)	Supply Current (Read) TTL	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 10MHz$		65	mA
100	Supply Current (Read) CMOS	$\overline{E} = V_{SS}, \overline{G} = V_{SS}, f = 10MHz$		60	mA
. (3)	Supply Current (Standby) TTL	$\overline{E} = V_{IH}, \overline{RP} = V_{IH}$		3	mA
I _{CC1} (3)	Supply Current (Standby) CMOS	$\frac{\overline{E}}{RP} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$		100	μА
I _{CC2} (3)	Supply Current (Power Down) CMOS	$\overline{RP} = V_{SS} \pm 0.2V$		8	μΑ
I _{CC3}	Supply Current (Program)	Program in progress		50	mA
I _{CC4}	Supply Current (Erase)	Erase in progress		30	mA
I _{CC5} (2)	Supply Current (Erase Suspend)	E = V _{IH} , Erase suspended		10	mA
I _{PP}	Program Current (Read or Standby)	V _{PP} > V _{CC}		200	μΑ
I _{PP1}	Program Current (Read or Standby)	$V_{PP} \leq V_{CC}$		±15	μΑ
I _{PP2}	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μΑ
I _{PP3}	Program Current (Program)	Program in progress		30	mA
I _{PP4}	Program Current (Erase)	Erase in progress		30	mA
I _{PP5}	Program Current (Erase Suspend)	Erase suspended		200	μΑ
V _{IL}	Input Low Voltage		-0.5	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -2mA	2.4		V
V_{PPL}	Program Voltage (Normal operation)		0	6.5	V
V _{PPH}	Program Voltage (Program or Erase operations)		11.4	12.6	V
V _{ID}	A9 Voltage (Electronic Signature)		11.4	13	V
I _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		500	μΑ
V _{LKO}	Supply Voltage (Erase and Program lock-out)		2		V
V _{HH}	Input Voltage (RP, Boot unlock)	Boot Block Program or Erase	11.4	13	V

Notes: 1. Automatic Power Saving reduces I_{CC} to ≤ 8 mA typical in static operation. 2. Current increases to $I_{CC} + I_{CC5}$ during a read operation. 3. CMOS levels $V_{CC} \pm 0.2V$ and $V_{SS} \pm 0.2V$. TTL levels V_{IH} and V_{IL} .

Table 13. DC Characteristics

 $(T_A = -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5\text{V}\pm5\% \text{ or } 5\text{V}\pm10\%; V_{PP} = 12\text{V}\pm5\%)$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
Icc (1, 3)	Supply Current (Read) TTL	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 10MHz$		65	mA
100	Supply Current (Read) CMOS	$\overline{E} = V_{SS}, \overline{G} = V_{SS}, f = 10MHz$		60	mA
. (3)	Supply Current (Standby) TTL	$\overline{E} = V_{IH}, \overline{RP} = V_{IH}$		3	mA
I _{CC1} (3)	Supply Current (Standby) CMOS	$\frac{\overline{E} = V_{CC} \pm 0.2V,}{RP = V_{CC} \pm 0.2V}$		130	μΑ
I _{CC2} (3)	Supply Current (Power Down) CMOS	$\overline{RP} = V_{SS} \pm 0.2V$		80	μΑ
I _{CC3}	Supply Current (Program)	Program in progress		50	mA
I _{CC4}	Supply Current (Erase)	Erase in progress		30	mA
I _{CC5} (2)	Supply Current (Erase Suspend)	E = V _{IH} , Erase suspended		10	mA
I _{PP}	Program Current (Read or Standby)	V _{PP} > V _{CC}		200	μΑ
I _{PP1}	Program Current (Read or Standby)	$V_{PP} \leq V_{CC}$		±15	μΑ
I _{PP2}	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μΑ
I _{PP3}	Program Current (Program)	Program in progress		30	mA
I _{PP4}	Program Current (Erase)	Erase in progress		30	mA
I _{PP5}	Program Current (Erase Suspend)	Erase suspended		200	μΑ
V _{IL}	Input Low Voltage		-0.5	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA		0.45	V
V _{OH}	Output High Voltage	$I_{OH} = -2mA$	2.4		V
V_{PPL}	Program Voltage (Normal operation)		0	6.5	V
V _{PPH}	Program Voltage (Program or Erase operations)		11.4	12.6	V
V _{ID}	A9 Voltage (Electronic Signature)		11.4	13	V
I _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		500	μΑ
V _{LKO}	Supply Voltage (Erase and Program lock-out)		2		V
V _{HH}	Input Voltage (RP, Boot unlock)	Boot Block Program or Erase	11.4	13	V

Notes: 1. Automatic Power Saving reduces I_{CC} to ≤ 8 mA typical in static operation. 2. Current increases to $I_{CC} + I_{CC5}$ during a read operation. 3. CMOS levels $V_{CC} \pm 0.2$ V and $V_{SS} \pm 0.2$ V. TTL levels V_{IH} and V_{IL} .

Table 14. Read AC Characteristics (1) $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C}; V_{PP} = 12V \pm 5\%)$

						M28	F411				
			-7	70	-8	30	-100		-1	20	
Symbol	Alt	Parameter	V _{CC} = 5	5V± 5%	V _{CC} = 5V± 10%		V _{CC} = 5	V± 10%	V _{CC} = 5	V± 10%	Unit
				Speed face		dard rface		dard face	Standard Interface		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	70		80		100		120		ns
t _{AVQV}	t _{ACC}	Address Valid to Output Valid		70		80		100		120	ns
t _{PHQV}	t _{PWH}	Power Down High to Output Valid		300		300		300		300	μS
t _{ELQX} (2)	t_{LZ}	Chip Enable Low to Output Transition	0		0		0		0		ns
t _{ELQV} (3)	t _{CE}	Chip Enable Low to Output Valid		70		80		100		120	ns
t _{GLQX} (2)	t _{OLZ}	Output Enable Low to Output Transition	0		0		0		0		ns
t _{GLQV} (3)	t _{OE}	Output Enable Low to Output Valid		35		40		45		50	ns
t _{EHQX} (2)	t _{OH}	Chip Enable High to Output Transition	0		0		0		0		ns
t _{EHQZ} (2)	t _{HZ}	Chip Enable High to Output Hi-Z		25		30		35		35	ns
t _{GHQX} (2)	tон	Output Enable High to Output Transition	0		0		0		0		ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z		25		30		35		35	ns
t _{AXQX} (2)	tон	Address Transition to Output Transition	0		0		0		0		ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.
2. Sampled only, not 100% tested.
3. \overline{G} may be delayed by up to telay - tglay after the falling edge of \overline{E} without increasing telay.

Table 15. Read AC Characteristics (1) $(T_A = -40 \text{ to } 125^{\circ}\text{C}; V_{PP} = 12\text{V}\pm5\%)$

						M28	F411				
			-8	30	-9	00	-1	00	-1	20	
Symbol	Alt	Parameter	V _{CC} = \$	5V± 5%	V _{CC} = 5	$V_{CC} = 5V \pm 10\%$ $V_{CC} = 5V \pm 10\%$		V± 10%	V _{CC} = 5V± 10%		Unit
			High :	Speed face		dard face		dard face		dard rface	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	80		90		100		120		ns
tavqv	t _{ACC}	Address Valid to Output Valid		80		90		100		120	ns
t _{PHQV}	t _{PWH}	Power Down High to Output Valid		300		300		300		300	μS
t _{ELQX} (2)	t_{LZ}	Chip Enable Low to Output Transition	0		0		0		0		ns
t _{ELQV} (3)	t _{CE}	Chip Enable Low to Output Valid		80		90		100		120	ns
t _{GLQX} (2)	t _{OLZ}	Output Enable Low to Output Transition	0		0		0		0		ns
t _{GLQV} (3)	t _{OE}	Output Enable Low to Output Valid		40		45		50		55	ns
t _{EHQX} (2)	t _{OH}	Chip Enable High to Output Transition	0		0		0		0		ns
t _{EHQZ} (2)	t _{HZ}	Chip Enable High to Output Hi-Z		30		35		40		45	ns
t _{GHQX} (2)	tон	Output Enable High to Output Transition	0		0		0		0		ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z		30		35		40		45	ns
t _{AXQX} (2)	t _{OH}	Address Transition to Output Transition	0		0		0		0		ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.
2. Sampled only, not 100% tested.
3. \overline{G} may be delayed by up to telay - tglay after the falling edge of \overline{E} without increasing telay.

Figure 6. Read Mode AC Waveforms




Table 16A. Write AC Characteristics, Write Enable Controlled ⁽¹⁾ ($T_A = 0$ to 70° C, -20 to 85° C or -40 to 85° C; $V_{PP} = 12V \pm 5\%$)

				M28	F411		
			-7	70		30	
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V_{CC} = 5V \pm 10%		Unit
				Speed face	Standard Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	70		80		ns
t _{PHWL}	t _{PS}	Power Down High to Write Enable Low	210		210		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	50		50		ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	50		50		ns
t _{WHDX}	t _{DH}	Write Enable High to Data Transition	0		0		ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	10		10		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	20		30		ns
t _{AVWH}	t _{AS}	Address Valid to Write Enable High	50		50		ns
t _{PHHWH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	100		100		ns
t _{WPHWH}		Write Protect High to Write Enable High	70		80		ns
t _{VPHWH} (5)	t _{VPS}	V _{PP} High to Write Enable High	100		100		ns
t _{WHAX}	t _{AH}	Write Enable High to Address Transition	10		10		ns
t _{WHQV1} (2, 3)		Write Enable High to Output Valid	6		6		μS
t _{WHQV2} (2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
t _{WHQV3} (2)		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
t _{WHQV4} (2)		Write Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.

Table 16B. Write AC Characteristics, Write Enable Controlled ⁽¹⁾ $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C}; V_{PP} = 12V\pm5\%)$

				M28	F411		
			-1	00	-1:	20	
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				dard face		dard rface	
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	100		120		ns
t _{PHWL}	t _{PS}	Power Down High to Write Enable Low	210		210		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	60		70		ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	60		60		ns
t _{WHDX}	t _{DH}	Write Enable High to Data Transition	0		0		ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	10		10		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	40		50		ns
t _{AVWH}	t _{AS}	Address Valid to Write Enable High	60		60		ns
t _{PHHWH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	100		100		ns
t _{WPHWH}		Write Protect High to Write Enable High	100		120		ns
t _{VPHWH} ⁽⁵⁾	t _{VPS}	V _{PP} High to Write Enable High	100		100		ns
t _{WHAX}	t _{AH}	Write Enable High to Address Transition	10		10		ns
t _{WHQV1} (2, 3)		Write Enable High to Output Valid	7		7		μs
t _{WHQV2} (2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t _{WHQV3} (2)		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{WHQV4} (2)		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.

Table 17A. Write AC Characteristics, Write Enable Controlled ⁽¹⁾ $(T_A = -40 \text{ to } 125^{\circ}\text{C}; V_{PP} = 12V \pm 5\%)$

				M28	F411		
			-4	30	-9	90	
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V _{CC} = 5	V ± 10%	Unit
			High Inte	Speed face		dard rface	
			Min	Max	Min	Max	
t_{AVAV}	t _{WC}	Write Cycle Time	80		90		ns
t _{PHWL}	t _{PS}	Power Down High to Write Enable Low	210		210		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	50		60		ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	50		60		ns
t_{WHDX}	t _{DH}	Write Enable High to Data Transition	0		0		ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	10		10		ns
t_{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	30		40		ns
t _{AVWH}	t _{AS}	Address Valid to Write Enable High	50		60		ns
t _{PHHWH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	100		100		ns
t _{WPHWH}		Write Protect High to Write Enable High	80		90		ns
t _{VPHWH} (5)	t _{VPS}	V _{PP} High to Write Enable High	100		100		ns
t_{WHAX}	t _{AH}	Write Enable High to Address Transition	10		10		ns
t _{WHQV1} (2, 3)		Write Enable High to Output Valid	6		7		μS
t _{WHQV2} (2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.4		sec
t _{WHQV3} (2)		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.4		sec
t _{WHQV4} (2)		Write Enable High to Output Valid (Main Block Erase)	0.6		0.7		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.

Table 17B. Write AC Characteristics, Write Enable Controlled $^{(1)}$ (TA = -40 to 125°C; VPP = 12V \pm 5%)

				M28	F411		
			-1	00	-1	20	
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				dard face		dard rface	
			Min	Max	Min	Max	
t_{AVAV}	t _{WC}	Write Cycle Time	100		120		ns
t _{PHWL}	t _{PS}	Power Down High to Write Enable Low	210		210		ns
t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	60		70		ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	60		60		ns
t _{WHDX}	t _{DH}	Write Enable High to Data Transition	0		0		ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	10		10		ns
t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	40		50		ns
t _{AVWH}	t _{AS}	Address Valid to Write Enable High	60		60		ns
t _{PHHWH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Write Enable High	100		100		ns
t _{WPHWH}		Write Protect High to Write Enable High	100		120		ns
t _{VPHWH} (5)	t _{VPS}	V _{PP} High to Write Enable High	100		100		ns
t _{WHAX}	t _{AH}	Write Enable High to Address Transition	10		10		ns
t _{WHQV1} (2, 3)		Write Enable High to Output Valid	7		7		μs
t _{WHQV2} (2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t _{WHQV3} (2)		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{WHQV4} (2)		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.




Figure 7. Program & Erase AC Waveforms, W Controlled

Table 18A. Write AC Characteristics, Chip Enable Controlled $^{(1)}$ (T_A = 0 to 70°C, -20 to 85°C or -40 to 85°C; V_{PP} = 12V±5%)

				M28	F411		
			-7	70	-8	30	1
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V_{CC} = 5V \pm 10%		Unit
				Speed rface	Standard Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	70		80		ns
t _{PHEL}	t _{PS}	Power Down High to Chip Enable Low	210		210		ns
t _{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	0		0		ns
t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	50		50		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	50		50		ns
t _{EHDX}	t _{DH}	Chip Enable High to Data Transition	0		0		ns
t _{EHWH}	t _{WH}	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low	20		30		ns
t _{AVEH}	t _{AS}	Address Valid to Chip Enable High	50		50		ns
t _{PHHEH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	100		100		ns
t _{WPHEH}		Write Protect High to Chip Enable High	70		80		ns
t _{VPHEH} (5)	t _{VPS}	V _{PP} High to Chip Enable High	100		100		ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition	10		10		ns
t _{EHQV1} (2, 3)		Chip Enable High to Output Valid	6		6		μs
t _{EHQV2} (2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
t _{EHQV3} (2)		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
t _{EHQV4} (2)		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.

Table 18B. Write AC Characteristics, Chip Enable Controlled $^{(1)}$ (TA = 0 to 70°C, -20 to 85°C or -40 to 85°C; VPP = 12V±5%)

				M28	F411		
			-1	00	-1	20	
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	V_{CC} = 5V \pm 10%		Unit
				dard rface	Standard Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	100		120		ns
t _{PHEL}	t _{PS}	Power Down High to Chip Enable Low	210		210		ns
t _{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	0		0		ns
t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	60		70		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	60		60		ns
t _{EHDX}	t _{DH}	Chip Enable High to Data Transition	0		0		ns
t _{EHWH}	t _{WH}	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low	40		50		ns
t _{AVEH}	t _{AS}	Address Valid to Chip Enable High	60		60		ns
t _{PHHEH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	100		100		ns
t _{WPHEH}		Write Protect High to Chip Enable High	100		120		ns
t _{VPHEH} (5)	t _{VPS}	V _{PP} High to Chip Enable High	100		100		ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition	10		10		ns
t _{EHQV1} (2, 3)		Chip Enable High to Output Valid	7		7		μS
t _{EHQV2} (2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t _{EHQV3} (2)		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{EHQV4} (2)		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} ⁽⁵⁾	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.

Table 19A. Write AC Characteristics, Chip Enable Controlled (1) $(T_A = -40 \text{ to } 125^{\circ}\text{C}; V_{PP} = 12\text{V}\pm5\%)$

				M28	F411		
			-8	30	-9	90	
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V _{CC} = 5	V ± 10%	Unit
			High Speed Interface		Standard Interface		
			Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write Cycle Time	80		90		ns
t _{PHEL}	t _{PS}	Power Down High to Chip Enable Low	210		210		ns
t_{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	0		0		ns
t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	50		60		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	50		60		ns
t _{EHDX}	t _{DH}	Chip Enable High to Data Transition	0		0		ns
t _{EHWH}	t _{WH}	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low	30		40		ns
t _{AVEH}	t _{AS}	Address Valid to Chip Enable High	50		60		ns
t _{PHHEH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	100		100		ns
t _{WPHEH}		Write Protect High to Chip Enable High	80		90		ns
t _{VPHEH} ⁽⁵⁾	t _{VPS}	V _{PP} High to Chip Enable High	100		100		ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition	10		10		ns
t _{EHQV1} (2, 3)		Chip Enable High to Output Valid	6		7		μS
t _{EHQV2} (2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.4		sec
t _{EHQV3} (2)		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.4		sec
t _{EHQV4} (2)		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.7		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.

Table 19B. Write AC Characteristics, Chip Enable Controlled (1) $(T_A = -40 \text{ to } 125^{\circ}\text{C}; V_{PP} = 12\text{V}\pm5\%)$

				M28	F411		
			-1	00	-1	20	
Symbol	Alt	Parameter	V _{CC} = 5	$V_{CC} = 5V \pm 10\%$ V_{C}		V ± 10%	Unit
				dard rface		dard face	
			Min	Max	Min	Max	
t_{AVAV}	t _{WC}	Write Cycle Time	100		120		ns
t _{PHEL}	t _{PS}	Power Down High to Chip Enable Low	210		210		ns
t _{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	0		0		ns
t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	60		70		ns
t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	60		60		ns
t _{EHDX}	t _{DH}	Chip Enable High to Data Transition	0		0		ns
t _{EHWH}	t _{WH}	Chip Enable High to Write Enable High	10		10		ns
t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low	40		50		ns
t _{AVEH}	t _{AS}	Address Valid to Chip Enable High	60		60		ns
t _{PHHEH} (5)	t _{PHS}	Power Down V _{HH} (Boot Block Unlock) to Chip Enable High	100		100		ns
t _{WPHEH}		Write Protect High to Chip Enable High	100		120		ns
t _{VPHEH} (5)	t _{VPS}	V _{PP} High to Chip Enable High	100		100		ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition	10		10		ns
t _{EHQV1} (2, 3)		Chip Enable High to Output Valid	7		7		μs
t _{EHQV2} (2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t _{EHQV3} (2)		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t _{EHQV4} (2)		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t _{QVPH} (5)	t _{PHH}	Output Valid to Reset/Power Down High	0		0		ns
t _{QVVPL} (5)		Output Valid to V _{PP} Low	0		0		ns
t _{PHBR} (4,5)		Reset/Power Down High to Boot Block Relock		100		100	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.

2. Time is measured to Status Register Read giving bit b7 = '1'.

3. For Program or Erase of the Boot Block RP must be at V_{HH}, or WP at V_{IH}.

4. Time required for Relocking Boot Block.

5. Sampled only, not 100% tested.





Figure 8. Program & Erase AC Waveforms, E Controlled

Table 15. Byte Program, Erase Times (T_A = 0 to 70°C, -20 to 85°C, -40 to 85°C or -40 to 125°C; V_{CC} = 5V \pm 10%)

Parameter	Test Conditions			Unit	
r drameter	Tool Conditions	Min	Тур	Max	
Main Block Program	V _{PP} = 12V ±5%		1.4	5.3	sec
Boot or Parameter Block Erase	V _{PP} = 12V ±5%		2	8.6	sec
Main Block Erase	V _{PP} = 12V ±5%		3.4	17	sec

Figure 9. Program Flowchart and Pseudo Code



Notes: 1. Status check of b3 (V_{PP} Low) and b4 (Program Error) can be made after each byte programming or after a sequence.

2. If a V_{PP} Low or Program Erase is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.

Start Write 20h EE instruction: Command - write 20h command - write Block Address (A12-A17) & command D0h (memory enters read status Write Block Address Suspend state after the EE instruction) & D0h Command Loop NO Read Status - read status register Register (E or G must be toggled) if EE instruction given execute Suspend YES suspend erase loop NO b7 = 1while b7 = 1YES If b3 = 0, V_{PP} low error: - error handler NO V_{PP} Low b3 = 0Error (1) YES NO If b4, b5 = 0, Command Sequence error: Command b4, b5 = Sequence Error - error handler YES NO Erase If b5 = 0, Erase error: Error (1) - error handler YES End AI01279

Figure 10. Erase Flowchart and Pseudo Code

 $\textbf{Note:} \quad \text{1. If V_{PP} Low or Erase Error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.}$

Start Write B0h ES instruction: Command - write B0h command (memory enters read register state after the ES instruction) Read Status - read status register Register (E or G must be toggled) NO b7 = 1 while b7 = 1YES NO If b6 = 0, Erase completed Erase b6 = 1(at this point the memory wich Complete accept only the RD or ER instruction) YES Write FFh RD instruction: - write FFh command Command - one o more data reads from another block Read data from another block Write D0h ER instruction: Command - write D0h command to resume erasure **Erase Continues** AI01280

Figure 11. Erase Suspend & Resume Flowchart and Pseudo Code




Figure 12. Command Interface and Program Erase Controller Flowchart (a)

Notes: 1. If no command is written, the Command Interface remains in its previous valid state. Upon power-up, on exit from power-down or if V_{CC} falls below V_{LKO}, the Command Interface defaults to Read Array mode.
 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.





Figure 13. Command Interface and Program Erase Controller Flowchart (b)

Note: 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.

ORDERING INFORMATION SCHEME




Devices are shipped from the factory with the memory content erased (to FFh).

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 20mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
Е		9.90	10.10		0.390	0.398
е	0.50	-	-	0.020	-	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	40			40		
СР			0.10			0.004



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 1998 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

