

# 2 Mbit (256Kb x8 or 128Kb x16, Boot Block) Flash Memory

- 5V ± 10% SUPPLY VOLTAGE
- 12V ± 5% or ± 10% PROGRAMMING VOLTAGE
- FAST ACCESS TIME: 60ns
- PROGRAM/ERASE CONTROLLER (P/E.C.)
- AUTOMATIC STATIC MODE
- MEMORY ERASE in BLOCKS
  - Boot Block (Bottom location) with hardware write and erase protection
  - Parameter and Main Blocks
- 100,000 PROGRAM/ERASE CYCLES
- LOW POWER CONSUMPTION
- 20 YEARS DATA RETENTION
  - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 0020h
  - Device Code: 00E6h



A0-A16	Address Inputs
DQ0-DQ7	Data Input / Outputs
DQ8-DQ14	Data Input / Outputs
DQ15A-1	Data Input/Output or Address Input
Ē	Chip Enable
G	Output Enable
W	Write Enable
BYTE	Byte/Word Organization
WP	Write Protect
RP	Reset/Power Down/Boot Block Unlock
V <sub>PP</sub>	Program & Erase Supply Voltage
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground





Figure 1. Logic Diagram



August 1998 1/32

Figure 2A. TSOP Pin Connections





Figure 2B. SO Pin Connections



Warning: NC = Not Connected.

Warning: NC = Not Connected.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature (4)	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2, 3)	Input or Output Voltages	-0.6 to V <sub>CC</sub> + 0.5	V
V <sub>CC</sub>	Supply Voltage	–0.6 to 7	V
V <sub>(A9, RP)</sub> (2)	A9, RP Voltage	-0.6 to 13.5	V
V <sub>PP</sub> <sup>(2)</sup>	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to –2V during transition and for less than 20ns.

3. Maximum Voltage may overshoot to 7V during transition and for less than 20ns.

4. Depends on range.

Figure 3. Memory Map, Word-wide Addresses




Table 3. Memory Blocks Protection Truth Table

V <sub>PP</sub>	RP	WP	Boot Block	Other Blocks
$V_{PPL}$	X	X	Protected	Protected
V <sub>PPH</sub>	V <sub>IL</sub>	X	Protected	Protected
V <sub>PPH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Protected	Unprotected
V <sub>PPH</sub>	$V_{IH}$	$V_{IH}$	Unprotected	Unprotected
V <sub>PPH</sub>	V <sub>HH</sub>	X	Unprotected	Unprotected

Notes: X' = Don't Care

RP is the Reset/Power Down/ Boot Block Unlock tri-level input.

#### **DESCRIPTION**

The M28F220 Flash memory is a non-volatile memory that may be erased electrically at the block level and programmed by byte or by word. The interface is directly compatible with most microprocessors. The device is offered in SO44 and TSOP48 (12 x 20mm) packages.

### Organization

The organization, as 256K x8 or 128K x16, is selectable by an external BYTE signal. When BYTE is Low the x8 organization is selected, the Data Input/Output signal DQ15 acts as Address line A–1 and selects the lower or upper byte of the memory word for output on DQ0-DQ7, DQ8-DQ14 remain high impedance. When BYTE is High the memory uses the Address inputs A0-A16 and the Data Input/Outputs DQ0-DQ15. Memory control is provided by Chip Enable, Output Enable and Write Enable inputs. A Reset/Power Down/Boot block unlock, tri-level input, places the memory in deep power down, normal operation.

### **Memory Blocks**

Erasure of the memory is in blocks. There are 5 blocks in the memory address space, one Boot Block of 16 Kbytes or 8 Kwords, two 'Key Parameter Blocks' of 8 Kbytes or 4 Kwords, one 'Main Block' of 96 Kbytes or 48 Kwords, and one 'Main Block' of 128 Kbytes or 64 Kwords. The M28F220 locates the Boot Block starting at the bottom (00000h). The blocks mapping is shown in Figure 3. Each block of the memory can be erased separately over typically 100,000 times and erasure takes typically 1 second. The Boot Block is hardware protected from accidental programming or erasure, depending on the RP and WP signals.

Program/Erase commands in the Boot Block are executed only when  $\overline{RP}$  is at  $V_{HH}$  or  $\overline{WP}$  is at  $V_{IH}$  (while  $\overline{RP}$  is at  $V_{IH}$ ). The memory blocks protection scheme is shown in Table 3. Block erasure may be suspended in order to read data from other blocks of the memory, and then resumed. Programming and erasure of the memory blocks is disabled when the program supply is at  $V_{PPL}$ .

#### **Bus Operations**

Six operations can be performed by the appropriate bus cycles, Read Byte or Word from the Array, Read Electronic Signature, Output Disable, Standby, Power Down and Write the Command of an Instruction.

#### **Command Interface**

Commands can be written to a Command Interface (C.I.) latch to perform read, programming, erasure and to monitor the memory's status. When power is first applied, on exit from power down or if  $V_{CC}$  falls below  $V_{LKO}$ , the command interface is reset to Read Memory Array.

#### **Instructions and Commands**

Eight Instructions are defined to perform Read Memory Array, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. An internal Program/Erase Controller (P/E.C.) handles all timing and verification of the Program and Erase instructions and provides status bits to indicate its operation and exit status. Instructions are composed of a first command write operation followed by either second command write, to confirm the commands for programming or erase, or a read operation or read data from the array, the Electronic Signature or the Status Register.

For added data protection, the instructions for byte or word program and block erase consist of two commands that are written to the memory and which start the automatic P/E.C. operation. Byte or word programming takes typically 9µs, block erase typically 1 second. Erasure of a memory block may be suspended in order to read data from another block and then resumed. A Status Register may be read at any time, including during the programming or erase cycles, to monitor the progress of the operation.

#### **Power Saving**

The M28F220 has a number of power saving features. A CMOS standby mode is entered when the Chip Enable  $\overline{E}$  and the Reset/Power Down  $(\overline{RP})$  signals are at Vcc, when the supply current drops to typically 60µA. A deep power down mode is enabled when the Reset/Power Down  $(\overline{RP})$  signal is at Vss, where the supply current drops to typically 0.2µA. The time required to awake from the deep power down mode is 300ns maximum, with instructions to the C.I. recognised after only 210ns.

#### SIGNAL DESCRIPTIONS

**Address Inputs (A0-A16).** The address signals, inputs for the memory array, are latched during a write operation.

A9 Address Input is also used for the Electronic Signature Operation. When A9 is raised to 12V the Electronic Signature may be read. The A0 signal is used to select two words or bytes, when A0 is Low the Manufacturer code is read and when A0 is High the Device code. When BYTE is Low DQ0-DQ7 output the codes and DQ8-DQ15 are don't care, when BYTE is High DQ0-DQ7 output the codes and DQ8-DQ15 output 00h.

**Data Input/Outputs (DQ0-DQ7).** The data inputs, a byte or the lower byte of a word to be programmed or a command to the C.I., are latched when both Chip Enable  $\overline{E}$  and Write Enable  $\overline{W}$  are active. The data output from the memory Array, the Electronic Signature or Status Register is valid when Chip Enable  $\overline{E}$  and Output Enable  $\overline{G}$  are active. The output is high impedance when the chip is deselected or the outputs are disabled.

Data Input/Outputs (DQ8-DQ14 and DQ15A-1). These input/outputs are used in the word-wide organization. When BYTE is High for the most significant byte of the input or output, functioning as described for DQ0-DQ7 above. When BYTE is Low, DQ8-DQ14 are high impedance, DQ15A-1 is the Address A-1 input.

Chip Enable ( $\overline{\mathbf{E}}$ ). The Chip Enable activates the memory control logic, input buffers, decoders and sense amplifiers.  $\overline{\mathbf{E}}$  High de-selects the memory and reduces the power consumption to the standby level.  $\overline{\mathbf{E}}$  can also be used to control writing to the command register and to the memory array, while  $\overline{\mathbf{W}}$  remains at a low level. Both addresses and data inputs are then latched on the rising edge of  $\overline{\mathbf{E}}$ .

**Reset/Power Down (RP).** This is a tri-level input which locks the Boot Block from programming and erasure, and allows the memory to be put in deep power down.

When  $\overline{RP}$  is High (up to 6.5V max) and  $\overline{WP}$  is low the Boot Block is locked and cannot be programmed or erased. When  $\overline{RP}$  is above 11.4V the Boot Block is unlocked for programming or erasure. With  $\overline{RP}$  Low the memory is in deep power down, and if  $\overline{RP}$  is within Vss+0.2V the lowest supply current is absorbed.

**Output Enable (G).** The Output Enable gates the outputs through the data buffers during a read operation.

Write Enable ( $\overline{W}$ ). It controls writing to the Command Register and Input Address and Data latches. Both Addresses and Data Inputs are latched on the rising edge of  $\overline{W}$ .

Byte/Word Organization Select (BYTE). This input selects either byte-wide or word-wide organization of the memory. When BYTE is Low the memory is organized x8 or byte-wide and data input/output uses DQ0-DQ7 while A-1 acts as the additional, LSB, of the memory address that multiplexes the upper or lower byte. In the byte-wide organization DQ8-DQ14 are high impedance. When BYTE is High the memory is organized x16 and data input/output uses DQ0-DQ15 with the memory addressed by A0-A16.

Write Protect ( $\overline{WP}$ ). The write protect is an additionnal hardware control input to protect or unprotect the Boot Block from write operations for systems where V<sub>HH</sub> voltage is not available to  $\overline{RP}$  pin. When V<sub>PP</sub> is at V<sub>PPH</sub> and  $\overline{RP}$  is at V<sub>IH</sub>, if  $\overline{WP}$  is at V<sub>IL</sub> the Boot Block is protected; if  $\overline{WP}$  is at V<sub>IH</sub>, the Boot Block is unprotected and can be erased and programmed just like all other blocks. When V<sub>PP</sub> is at V<sub>PPH</sub> and  $\overline{RP}$  is at V<sub>HH</sub>, the  $\overline{WP}$  is don't care and the Boot Block is unprotected.

See Table 3 for a complete picture of the Blocks protection scheme.

**VPP Program Supply Voltage.** This supply voltage is used for memory Programming and Erase.

 $V_{PP} \pm 10\%$  tolerance option is provided for application requiring maximum 100 write and erase cycles.

Vcc Supply Voltage. It is the main circuit supply.

Vss Ground. It is the reference for all voltage measurements.

#### **DEVICE OPERATIONS**

Operations are defined as specific bus cycles and signals which allow memory Read, Command Write, Output Disable, Standby, Power Down, and Electronic Signature Read. They are shown in Table 4.

Read. Read operations are used to output the contents of the Memory Array, the Status Register or the Electronic Signature. Both Chip Enable E and Output Enable G must be low in order to read the output of the memory. The Chip Enable input also provides power control and should be used for device selection. Output Enable should be used to gate data onto the output independent of the device selection. A read operation will output either a byte or a word depending on the BYTE signal level. When BYTE is Low the output byte is on DQ0-DQ7, DQ8-DQ14 are Hi-Z and A-1 is an additional address input. When BYTE is High the output word is on DQ0-DQ15.

The data read depends on the previous command written to the memory (see instructions RD, RSR and RSIG).

**Write.** Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable  $\overline{E}$  is Low and Write Enable  $\overline{W}$  is Low with Output Enable  $\overline{G}$  High. Commands, Input Data and Addresses are latched on the rising edge of  $\overline{W}$  or  $\overline{E}$ . As for the Read operation, when  $\overline{B}$  YTE is Low a byte is input, DQ8-DQ14 are 'don't care' and A–1 is an additional address. When  $\overline{B}$  YTE is High a word is input.

Output Disable. The data outputs are high impedance when the Output Enable  $\overline{G}$  is High with Write Enable  $\overline{W}$  High.

Table 4. Operations

Operation	Ē	G	W	RP	BYTE	DQ0 - DQ7	DQ8 - DQ14	DQ15A-1
Read Word	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Data Output	Data Output	Data Output
Read Byte	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data Output	Hi-Z	Address Input
Write Word	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Data Input	Data Input	Data Input
Write Byte	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data Input	Hi-Z	Address Input
Output Disable	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Hi-Z	Hi-Z	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	V <sub>IH</sub>	Х	Hi-Z Hi-Z		Hi-Z
Power Down	Х	Х	Х	$V_{IL}$	Х	Hi-Z	Hi-Z	Hi-Z

Note:  $X = V_{IL}$  or  $V_{IH}$ ,  $V_{PP} = V_{PPL}$  or  $V_{PPH}$ .

Table 5. Electronic Signature

Organisat ion	Code	Ē	lo	w	BYTE	A0	A9	A1-A8 & A10-A16	DQ0 - DQ7	DQ8 - DQ14	DQ15 A-1
Word-wide	Manufact. Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>ID</sub> Don't Care		20h	00h	0
	Device Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Don't Care	E6h	00h	0
Byte-wide	Manufact. Code	1 V <sub>11</sub> 1 V <sub>11</sub> 1 V <sub>11</sub> 1		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	Don't Care	20h	Hi-Z	Don't Care	
	Device Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Don't Care	E6h	Hi-Z	Don't Care

Note: RP = V<sub>IH</sub>.

**Standby.** The memory is in standby when the Chip Enable E is High. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable G or Write Enable W inputs.

**Power Down.** The memory is in Power Down when  $\overline{RP}$  is low. The power consumption is reduced to the Power Down level, and Outputs are in high impedance, independant of the Chip Enable  $\overline{G}$ , Output Enable  $\overline{G}$  or Write Enable  $\overline{W}$  inputs.

**Electronic Signature.** Two codes identifying the manufacturer and the device can be read from the memory, the manufacturer code for STMicroelectronics is 20h, and the device codes is E6h. These codes allow programming equipment or applications to automatically match their interface to the characteristics of the particular manufacturer's product.

The Electronic Signature is output by a Read Array operation when the voltage applied to A9 is at  $V_{ID}$ , the manufacturer code is output when the Address input A0 is Low and the device code when this input is High. Other Address inputs are ignored. The codes are output on DQ0-DQ7. When the  $\overline{BYTE}$  signal is High the outputs DQ8-DQ15 output 00h, when Low these outputs are high impedance and Address input A-1 is ignored.

The Electronic Signature can also be read, without raising A9 to  $V_{ID}$ , after giving the memory the instruction RSIG (see the relevant instruction).

### **INSTRUCTIONS AND COMMANDS**

The memory includes a Command Interface (C.I.) which latches commands written to the memory. Instructions are made up from one or more commands to perform memory Read, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. These instructions require from 1 to 3 operations, the first of which is always a write

operation and is followed by either a further write operation to confirm the first command or a read operation(s) to output data.

A Status Register indicates the P/E.C. status Ready or Busy, the suspend/in-progress status of erase operations, the failure/success of erase and program operations and the low/correct value of the Program Supply voltage V<sub>PP</sub>.

The P/E.C. automatically sets bits b3 to b7 and clears bit b6 & b7. It cannot clear bits b3 to b5. The register can be read by the Read Status Register (RSR) instruction and cleared by the Clear Status Register (CLRS) instruction. The meaning of the bits b3 to b7 is shown in Table 8. Bits b0 to b2 are reserved for future use (and should be masked out during status checks).

**Read (RD) Instruction.** The Read instruction consists of one write operation giving the command FFh. Subsequent read operations will read the addressed memory array content and output a byte or word depending on the level of the BYTE input.

Read Status Register (RSR) Instruction. The Read Status Register instruction may be given at any time, including while the Program/Erase Controller is active. It consists of one write operation giving the command 70h. SubsequentRead operations output the contents of the Status Register. The contents of the status register are latched on the falling edge of  $\overline{E}$  or  $\overline{G}$  signals, and can be read until  $\overline{E}$  or  $\overline{G}$  returns to its initial high level. Either  $\overline{E}$  or  $\overline{G}$  must be toggled to  $V_{IH}$  to update the latch. Additionally, any read attempt during program or erase operation will automatically output the contents of the Status Register.

Read Electronic Signature (RSIG) Instruction. This instruction uses 3 operations. It consists of one write operation giving the command 90h followed by two read operations to output the manufacturer and device codes. The manufacturer code, 20h, is output when the address line A0 is Low, and the device code is E6h.

Table 6. Instructions

Mnemon	Instruction	Cycles		1st Cycle			2nd Cycle			
ic	instruction	Cycles	Operation	Address (1)	Data (4)	Operation	Address	Data		
RD	Read Memory Array	1+	Write	х	FFh	Read <sup>(2)</sup>	Read Address	Data		
RSR	Read Status Register	1+	Write	Х	70h	Read <sup>(2)</sup>	Х	Status Register		
RSIG	Read Electronic Signature	3	Write	х	90h	Read <sup>(2)</sup>	Signature Address <sup>(3)</sup>	Signature		
EE	Erase	2	Write	Х	20h	Write	Block Address	D0h		
PG	Program	2	Write	Х	40h or 10h	Write	Address	Data Input		
CLRS	Clear Status Register	1	Write	Х	50h					
ES	Erase Suspend	1	Write	Х	B0h					
ER	Erase Resume	1	Write	Х	D0h					

Notes: 1. X = Don't Care.

- 2. The first cycle of the RD, RSR or RSIG instruction is followed by read operations to read memory array, Status Register
- or Electronic Signature codes. Any number of Read cycle can occur after one command cycle.

  3. Signature address bit A0=V<sub>IL</sub> will output Manufacturer code. Address bit A0=V<sub>IH</sub> will output Device code. Other address bits are ignored.
- 4. When word organization is used, upper byte is don't care for command input.

Table 7. Commands

Hex Code	Command
00h	Invalid/Reserved
10h	Alternative Program Set-up
20h	Erase Set-up
40h	Program Set-up
50h	Clear Status Register
70h	Read Status Register
90h	Read Electronic Signature
B0h	Erase Suspend
D0h	Erase Resume/Erase Confirm
FFh	Read Array

**Erase (EE) Instruction.** This instruction uses two write operations. The first command written is the Erase Set-up command 20h. The second command is the Erase Confirm command D0h. During

the input of the second command an address of the block to be erased is given and this is latched into the memory. If the second command given is not the Erase Confirm command then the status register bits b4 and b5 are set and the instruction aborts. Read operations output the status register after erasure has started.

During the execution of the erase by the P/E.C., the memory accepts only the RSR (Read Status Register) and ES (Erase Suspend) instructions. Status Register bit b7 returns '0' while the erasure is in progress and '1' when it has completed. After completion the Status Register bit b5 returns '1' if there has been an Erase Failure because erasure has not been verified even after the maximum number of erase cycles have been executed. Status Register bit b3 returns '1' if VPP does not remain at VPPH level when the erasure is attempted and/or proceding.

VPP must be at VPPH when erasing, erase should not be attempted when  $V_{PP} < V_{PPH}$  as the results will be uncertain. If  $V_{PP}$  falls below  $V_{PPH}$  or  $\overline{RP}$  goes Low the erase aborts and must be repeated, after having cleared the Status Register (CLRS).

Table 8. Status Register

Mnemon ic	Bit	Name	Logic Level	Definition	Note
P/ECS	7	P/E.C. Status	'1'	Ready	Indicates the P/E.C. status, check during Program or Erase, and on completion before checking bits
P/ECS	,	P/E.C. Status	'0'	Busy	b4 or b5 for Program or Erase Success
F00		Erase	'1'	Suspended	On an Erase Suspend instruction P/ECS and
ESS	6	Suspend Status	'0'	In progress or Completed	ESS bits are set to '1'. ESS bit remains '1' until an Erase Resume instruction is given.
ES	5	Erase Status	'1'	Erase Error	ES bit is set to '1' if P/E.C. has applied the maximum number of erase pulses to the block
	5	Erase Status	'0'	Erase Success	without achieving an erase verify.
	,	Program	'1'	Program Error	PS bit set to '1' if the P/E.C. has failed to program
PS	4	Status	'0'	Program Success	a byte or word.
VPPS	3	V <sub>PP</sub> Status	'1'	V <sub>PP</sub> Low, Abort	VPPS bit is set if the V <sub>PP</sub> voltage is below V <sub>PPH</sub> (min) when a Program or Erase instruction
VFF3	3	VPP Status	'0'	V <sub>PP</sub> OK	has been executed.
	2	Reserved			
	1	Reserved			
	0	Reserved			

Notes: Logic level '1' is High, '0' is Low.

**Program (PG) Instruction.** This instruction uses two write operations. The first command written is the Program Set-up command 40h (or 10h). A secondwrite operation latches the Address and the Data to be written and starts the P/E.C. Read operations output the status register after the programming has started.

Memory programming is only made by writing '0' in place of '1' in a byte or word.

During the execution of the programming by the P/E.C., the memory accepts only the RSR (Read Status Register) instruction. The Status Register bit b7 returns '0' while the programming is in progress and '1' when it has completed. After completion the Status register bit b4 returns '1' if there has been a

Program Failure. Status Register bit b3 returns a '1' if V<sub>PP</sub> does not remain at V<sub>PPH</sub> when programming is attempted and/or during programming.

V<sub>PP</sub> must be at V<sub>PPH</sub> when programming, programming should not be attempted when V<sub>PP</sub> < V<sub>PPH</sub> as the results will be uncertain. Programming aborts if V<sub>PP</sub> drops below V<sub>PPH</sub> or  $\overline{RP}$  goes Low. If aborted the data may be incorrect. Then after having cleared the Status Register (CLRS), the memory must be erased and re-programmed.

Clear Status Register (CLRS) Instruction. The Clear Status Register uses a single write operation which clears bits b3, b4 and b5, if latched to '1' by the P/E.C., to '0'. Its use is necessary before any new operation when an error has been detected.

**Erase Suspend (ES) Instruction.** The Erase operation may be suspended by this instruction which consists of writing the command B0h. The Status Register bit b6 indicates whether the erase has actually been suspended, b6 = '1', or whether the P/E.C. cycle was the last and the erase is completed, b6 = '0'.

During the suspension the memory will respond only to Read (RD), Read Status Register (RSR) or Erase Resume (ER) instructions. Read operations initially output the status register while erase is suspended but, following a Read instruction, data from other blocks of the memory can be read.  $V_{PP}$  must be maintained at  $V_{PPH}$  while erase is suspended. If  $V_{PP}$  does not remain at  $V_{PPH}$  or the  $\overline{RP}$  signal goes Low while erase is suspended then erase is aborted while bits b5 and b3 of the status register are set. Erase operation must be repeated after having cleared the status register, to be certain to erase the block.

Erase Resume (ER) Instruction. If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command D0h. The status register bit b6 is cleared when erasure resumes. Read operations output the status register after the erase is resumed.

The suggested flow charts for programs that use the programming, erasure and erase suspend/resumefeatures of the memories are shown in Figure 11 to Figure 13.

**Programming.** The memory can be programmed byte-by-byte (or word-by-wordin x16 organization). The Program Supply voltage V<sub>PP</sub> must be applied before program instructions are given, and if the programming is in the Boot Block, RP must also be raised to V<sub>HH</sub> or WP set to V<sub>IH</sub> to unlock the Boot Block. The Program Supply voltage may be applied continuously during programming.

The program sequence is started by writing a Program Set-up command (40h) to the Command Interface, this is followed by writing the address and data byte or word to the memory. The Program/Erase Controller automatically starts and performs the programming after the second write operation, providing that the VPP voltage (and  $\overline{RP}$ ,  $\overline{WP}$  voltages if programming the Boot Block) are correct. During the programming the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that programming is completed.

A full status check can be made after each byte/word or after a sequence of data has been programmed. The status check is made on bit b3 for any possible V<sub>PP</sub> error and on bit b4 for any possible programming error.

**Erase.** The memory can be erased by blocks. The Program Supply voltage  $V_{PP}$  must be applied before the Erase instruction is given, and if the Erase is of the Boot Block  $\overline{RP}$  must also be raised to  $V_{HH}$  or  $\overline{WP}$  set to  $V_{IH}$  to unlock the Boot Block. The Erase sequence is started by writing an Erase Set-up command (20h) to the Command Interface, this is followed by an address in the block to be erased and the Erase Confirm command (D0h).

The Program/Erase Controller automatically starts and performs the block erase, providing the VPP voltage (and the  $\overline{RP}$  and  $\overline{WP}$  voltages if the erase is of the Boot Block) are correct. During the erase the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that erase is completed.

A full status check can be made after the block erase by checking bit b3 for any possible  $V_{PP}$  error, bits b5 and b6 for any command sequence errors (erase suspended) and bit b5 alone for an erase error

**Reset.** Note that after any program or erase instruction has completed with an error indication or after any V<sub>PP</sub> transitions down to V<sub>PPL</sub> the Command Interface must be reset by a Clear Status Register Instruction before data can be accessed.

#### **POWER SUPPLY**

#### **Automatic Power Saving**

The M28F220 places itself in a lower power state when not being accessed. Following a Readoperation, after a delay equal to the memory access time, the Supply Current is reduced from a typical read current of 25mA (CMOS inputs, word-wide organization) to less than 2mA.

#### **Power Down**

The memory provides a power down control input  $\overline{RP}$ . When this signal is taken to below  $V_{SS}+0.2V$  all internal circuits are switched off and the supply current drops to typically  $0.2\mu A$  and the program current to typically  $0.1\mu A$ . If  $\overline{RP}$  is taken low during a memory read operation then the memory is deselected and the outputs become high impedance. If  $\overline{RP}$  is taken low during a program or erase sequence then it is aborted and the memory content is no longer valid.

Recovery from deep power down requires 300ns to a memory read operation, or 210ns to a command write. On return from power down the status register is cleared to 00h.

Table 9. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 4. AC Testing Input Output Waveform





Figure 5. AC Testing Load Circuit



**Table 10.** Capacitance<sup>(1)</sup> ( $T_A = 25 \, ^{\circ}\text{C}$ ,  $f = 1 \, \text{MHz}$ )

Symbol	Parameter Test Condition		Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

# **Power Up**

The Supply voltage  $V_{CC}$  and the Program Supply voltage  $V_{PP}$  can be applied in any order. The memory Command Interface is reset on power up to Read Memory Array, but a negative transition of Chip Enable  $\overline{E}$  or a change of the addresses is required to ensure valid data outputs. Care must be taken to avoid writes to the memory when  $V_{CC}$  is above  $V_{LKO}$  and  $V_{PP}$  powers up first. Writes can be inhibited by driving either  $\overline{E}$  or  $\overline{W}$  to  $V_{IH}$ . The memory is disabled until  $\overline{RP}$  is up to  $V_{IH}$ .

## **Supply Rails**

Normal precautions must be taken for supply voltage decoupling, each device in a system should have the  $V_{CC}$  and  $V_{PP}$  rails decoupled with a  $0.1\mu F$  capacitor close to the  $V_{CC}$  and  $V_{SS}$  pins. The PCB trace widths should be sufficient to carry the  $V_{PP}$  program and erase currents required.

**Table 11. DC Characteristics**  $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 10\% \text{ or } 5V \pm 5\%; V_{PP} = 12V \pm 5\% \text{ or } 12V \pm 10\%)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μА
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μΑ
	Supply Current (Read Byte) TTL	$\overline{E} = V_{IL}$ , f = 10MHz, $I_{OUT} = 0$ mA		30	mA
I <sub>CC</sub> (1,3)	Supply Current (Read Word) TTL	$\overline{E} = V_{IL}$ , f = 10MHz, $I_{OUT} = 0$ mA		35	mA
	Supply Current (Read Byte) CMOS	$\overline{E} = V_{SS}$ , f = 10MHz, $I_{OUT} = 0$ mA		25	mA
	Supply Current (Read Word) CMOS	$\overline{E} = V_{SS}$ , f = 10MHz, $I_{OUT} = 0$ mA		30	mA
	Supply Current (Standby) TTL	$\overline{E} = V_{IH}, \ \overline{RP} = V_{IH}$		2	mA
I <sub>CC1</sub> (3)	Supply Current (Standby) CMOS	$\overline{WP} = \overline{RP} = \overline{E} = V_{CC} \pm 0.2V,$ $\overline{BYTE} = V_{CC} \pm 0.2V \text{ or } V_{SS},$ $T_A = -40 \text{ to } 85^{\circ}C$		100	μА
	Cappi, Carroni (Carraby) Cimes	$\overline{WP} = \overline{RP} = \overline{E} = V_{CC} \pm 0.2V,$ $\overline{BYTE} = V_{CC} \pm 0.2V \text{ or } V_{SS},$ $T_A = -40 \text{ to } 125^{\circ}C$		130	μА
		$\overline{RP} = V_{SS} \pm 0.2V$ , $T_A = 0$ to $70^{\circ}C$		5	μΑ
I <sub>CC2</sub> (3)	Supply Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V,$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$		8	μΑ
		$\overline{RP} = V_{SS} \pm 0.2V,$ $T_A = -40 \text{ to } 125^{\circ}\text{C}$		50	μΑ
I <sub>CC3</sub>	Supply Current (Program Byte)	Byte program in progress		20	mA
-003	Supply Current (Program Word)	Word program in progress		30	mA
I <sub>CC4</sub>	Supply Current (Erase)	Erase in progress		20	mA
I <sub>CC5</sub> (2)	Supply Current (Erase Suspend)	$\overline{E} = V_{IH}$ , Erase suspended		5	mA
I <sub>PP</sub>	Program Current (Read or Standby)	$V_{PP} > V_{CC}$		200	μΑ
I <sub>PP1</sub>	Program Current (Read or Standby)	V <sub>PP</sub> ≤ V <sub>CC</sub>		±10	μΑ
I <sub>PP2</sub>	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μΑ
I <sub>PP3</sub>	Program Current (Program Byte)	Byte program in progress		10	mA
	Program Current (Program Word)	Word program in progress		15	mA
I <sub>PP4</sub>	Program Current (Erase)	Erase in progress		10	mA
I <sub>PP5</sub>	Program Current (Erase Suspend)	Erase suspended		200	μΑ
VIL	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.5mA	2.4		V
V <sub>PPL</sub>	Program Voltage (Normal operation)		0	6.5	V
V <sub>PPH</sub>	Program Voltage (Program or Erase operations)		11.4	12.6	V
$V_{ID}$	A9 Voltage (Electronic Signature)		11.4	13	V
I <sub>ID</sub>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		200	μΑ
V <sub>LKO</sub>	Supply Voltage (Erase and Program lock-out)		2		V
$V_{HH}$	Input Voltage (RP, Boot unlock)	Boot block Program or Erase	11.4	13	V

Notes: 1. Automatic Power Saving reduces  $I_{CC}$  to ≤ 8mA typical in static operation. 2. Current increases to  $I_{CC}$  +  $I_{CC5}$  during a read operation. 3. CMOS levels  $V_{CC}$  ± 0.2V and  $V_{SS}$  ± 0.2V. TTL levels  $V_{IH}$  and  $V_{IL}$ .

Table 12A. Read AC Characteristics (1)  $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V\pm10\% \text{ or } 5V\pm5\%; V_{PP} = 12V\pm5\% \text{ or } 12V\pm10\%)$ 

					M28	F220			
Symbol	Alt	Parameter	-6	60	-7	70	-8	30	Unit
				Speed rface	Stan Inter	dard face	Stan Inte		
			Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	60		70		80		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid		60		70		80	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	Power Down High to Output Valid		250		250		260	ns
t <sub>ELQX</sub> (2)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		0		ns
t <sub>ELQV</sub> (3)	t <sub>CE</sub>	Chip Enable Low to Output Valid		60		70		80	ns
t <sub>GLQX</sub> (2)	toLZ	Output Enable Low to Output Transition	0		0		0		ns
t <sub>GLQV</sub> (3)	t <sub>OE</sub>	Output Enable Low to Output Valid		30		30		35	ns
t <sub>EHQX</sub> (2)	tон	Chip Enable High to Output Transition	0		0		0		ns
t <sub>EHQZ</sub> (2)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z		20		25		30	ns
t <sub>GHQX</sub> (2)	tон	Output Enable High to Output Transition	0		0		0		ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z		20		25		30	ns
t <sub>AXQX</sub> (2)	t <sub>ОН</sub>	Address Transition to Output Transition	0		0		0		ns

Notes: 1. See Figure 5 and Table 9 for timing measurements.
2. Sampled only, not 100% tested.
3. G may be delayed by up to t<sub>ELQV</sub> - t<sub>GLQV</sub> after the falling edge of E without increasing t<sub>ELQV</sub>.

**Table 12B.** Read AC Characteristics <sup>(1)</sup>  $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; \ V_{CC} = 5V \pm 10\% \text{ or } 5V \pm 5\%; \ V_{PP} = 12V \pm 5\% \text{ or } 12V \pm 10\%)$ 

				M28	F220		
Symbol	Alt Parameter		-90		-120		Unit
• • • • • • • • • • • • • • • • • • •			Standa Interfac			dard rface	
			Min	Max	Min	Max	]
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	90		120		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid		90		120	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	Power Down High to Output Valid		270		300	ns
t <sub>ELQX</sub> (2)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		ns
t <sub>ELQV</sub> (3)	t <sub>CE</sub>	Chip Enable Low to Output Valid		90		120	ns
t <sub>GLQX</sub> (2)	toLZ	Output Enable Low to Output Transition	0		0		ns
t <sub>GLQV</sub> (3)	t <sub>OE</sub>	Output Enable Low to Output Valid		40		45	ns
t <sub>EHQX</sub> (2)	tон	Chip Enable High to Output Transition	0		0		ns
t <sub>EHQZ</sub> (2)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z		35		35	ns
t <sub>GHQX</sub> (2)	tон	Output Enable High to Output Transition	0		0		ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z		35		35	ns
t <sub>AXQX</sub> (2)	t <sub>ОН</sub>	Address Transition to Output Transition	0		0		ns

Notes: 1. See Figure 5 and Table 9 for timing measurements.
2. Sampled only, not 100% tested.
3. G may be delayed by up to t<sub>ELQV</sub> - t<sub>GLQV</sub> after the falling edge of E without increasing t<sub>ELQV</sub>.

Figure 6. Read Mode AC Waveforms




Table 13A. BYTE AC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; \ V_{CC} = 5\text{V} \pm 10\% \text{ or } 5\text{V} \pm 5\%; \ V_{PP} = 12\text{V} \pm 5\% \text{ or } 12\text{V} \pm 10\%)$ 

		M28F220							
Symbol	Parameter	-60		-7	70	-8	30	Unit	
,	1 31 31 11 11	High S Inter		Standard Interface		Standard Interface		<b>5</b>	
		Min	Max	Min	Max	Min	Max		
t <sub>ELBL</sub>	Chip Enable Low to BYTE Low		5		5		5	ns	
t <sub>ELBH</sub>	Chip Enable Low to BYTE High		5		5		5	ns	
t <sub>BLQV</sub> (2)	BYTE Low to Output Valid		60		70		80	ns	
t <sub>BHQV</sub>	BYTE High to Output Valid		60	·	70	·	80	ns	
t <sub>BLQZ</sub>	BYTE Low to Output Hi-Z		20		25		30	ns	

# Table 13B. BYTE AC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 10\% \text{ or } 5V \pm 5\%; V_{PP} = 12V \pm 5\% \text{ or } 12V \pm 10\%)$ 

Symbol	Parameter	-9	00	-1	Unit		
, alamois.		Standard Interface		Standard Interface			
		Min	Max	Min	Max		
t <sub>ELBL</sub>	Chip Enable Low to BYTE Low		5		5	ns	
telbh	Chip Enable Low to BYTE High		5		5	ns	
t <sub>BLQV</sub> (2)	BYTE Low to Output Valid		90		120	ns	
t <sub>BHQV</sub>	BYTE High to Output Valid		90		120	ns	
t <sub>BLQZ</sub>	BYTE Low to Output Hi-Z		35		35	ns	

Notes: 1. Sampled only, not 100% tested. 2. It is equal to t<sub>AVQV</sub> when measured from DQ15A–1 valid.

Notes: 1. Sampled only, not 100% tested. 2. It is equal to t<sub>AVQV</sub> when measured from DQ15A–1 valid.




Figure 7. BYTE Mode AC Waveforms, BYTE Low to High

**Note:** Output Enable  $(\overline{G})$  = Low, Write Enable  $(\overline{W})$  = High, other timings as Read Mode AC waveforms.




Figure 8. BYTE Mode AC Waveforms, BYTE High to Low

**Note:** Output Enable  $(\overline{G})$  = Low, Write Enable  $(\overline{W})$  = High, other timings as Read Mode AC waveforms.

Table 14A. Write AC Characteristics, Write Enable Controlled <sup>(1)</sup> ( $T_A = 0$  to  $70^{\circ}$ C, -40 to  $85^{\circ}$ C or -40 to  $125^{\circ}$ C;  $V_{CC} = 5V \pm 10\%$  or  $5V \pm 5\%$ ;  $V_{PP} = 12V \pm 5\%$  or  $12V \pm 10\%$ )

					M28	F220			
Symbol	Alt	Parameter	-6	60	-7	70	-8	30	Unit
Cymbol	Alt	radineter		Speed rface		dard rface		dard rface	Ome
			Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	60		70		80		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	Power Down High to Write Enable Low				210		ns	
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	0		0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	50		50		60		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	35		35		35		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	0		0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	10		10		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	10		20		30		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	50		50		50		ns
t <sub>PHHWH</sub> (4)	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Write Enable High	60		70		80		ns
t <sub>WPHWH</sub>		Write Protect High to Write Enable High	60		70		80		ns
t <sub>VPHWH</sub> (4)	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	60		70		80		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Write Enable High to Address Transition	0		0		0		ns
t <sub>WHQV1</sub> (2, 3)		Write Enable High to Output Valid (Word/Byte Program)	6		6		6		μs
t <sub>WHQV2</sub> (2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.3		0.3		sec
t <sub>WHQV3</sub> (2)		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		0.3		sec
t <sub>WHQV4</sub> (2)		Write Enable High to Output Valid (Main Block Erase)	0.6		0.6		0.6		sec
t <sub>QVPH</sub> (4)	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		0		ns
t <sub>QVVPL</sub> (4)	t <sub>VPH</sub>	Output Valid to V <sub>PP</sub> Low	0		0		0		ns
t <sub>PHBR</sub> (4)		Reset/Power Down High to Boot Block Relock		200		200		200	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>, or WP at V<sub>IH</sub>.
4. Sampled only, not 100% tested.

Table 14B. Write AC Characteristics, Write Enable Controlled <sup>(1)</sup> ( $T_A = 0$  to  $70^{\circ}$ C, -40 to  $85^{\circ}$ C or -40 to  $125^{\circ}$ C;  $V_{CC} = 5V \pm 10\%$  or  $5V \pm 5\%$ ;  $V_{PP} = 12V \pm 5\%$  or  $12V \pm 10\%$ )

				M28	F220		
Symbol	Alt Parameter		-9	90	-1	20	Unit
- Cymidor	Air	, arameter		Standard Interface		Standard Interface	
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		120		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	Power Down High to Write Enable Low	210		210		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	65		70		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	40		40		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	10		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	40		50		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	60		60		ns
t <sub>PHHWH</sub> (4)	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Write Enable High	90		100		ns
t <sub>WPHWH</sub>		Write Protect High to Write Enable High	90		100		ns
t <sub>VPHWH</sub> (4)	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	90		100		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Write Enable High to Address Transition	0		0		ns
t <sub>WHQV1</sub> (2, 3)		Write Enable High to Output Valid (Word/Byte Program)	7		7		μs
t <sub>WHQV2</sub> (2, 3)		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t <sub>WHQV3</sub> (2)		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t <sub>WHQV4</sub> (2)		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t <sub>QVPH</sub> (4)	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> (4)	t <sub>VPH</sub>	Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> (4)		Reset/Power Down High to Boot Block Relock		200		200	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>, or WP at V<sub>IH</sub>.
4. Sampled only, not 100% tested.




Figure 9. Program & Erase AC Waveforms,  $\overline{W}$  Controlled

Table 15A. Write AC Characteristics, Chip Enable Controlled  $^{(1)}$  (T<sub>A</sub> = 0 to 70°C, -40 to 85°C or -40 to 125°C; V<sub>CC</sub> = 5V±10% or 5V±5%; V<sub>PP</sub> = 12V±5% or 12V±10%)

					M28	F220				
Symbol	Alt	Parameter	-6	60	-7	70	-8	80	Unit	
Cymbol	Ait	T drameter		Speed face		dard face		dard face	Oille	
			Min	Max	Min	Max	Min	Max		
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	60		70		80		ns	
t <sub>PHEL</sub>	t <sub>PS</sub>	Power Down High to Chip Enable Low	210		210		210		ns	
t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	0		0		0		ns	
t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	50		50		60		ns	
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	35		35		35		ns	
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		0		ns	
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	10		10		10		ns	
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	10		20		30		ns	
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	50		50		50		ns	
t <sub>PHHEH</sub> (4)	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Chip Enable High	60		70		80		ns	
t <sub>WPHEH</sub>		Write Protect High to Chip Enable High	60		70		80		ns	
t <sub>VPHEH</sub> (4)	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	60		70		80		ns	
t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	0		0		0		ns	
t <sub>EHQV1</sub> (2, 3)		Chip Enable High to Output Valid (Word/Byte Program)	6		6		6		μS	
t <sub>EHQV2</sub> (2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.3		0.3		sec	
t <sub>EHQV3</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		0.3		sec	
t <sub>EHQV4</sub> (2)		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.6		0.6		sec	
t <sub>QVPH</sub> (4)	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		0		ns	
t <sub>QVVPL</sub> (4)	t <sub>VPH</sub>	Output Valid to V <sub>PP</sub> Low	0		0		0		ns	
t <sub>PHBR</sub> (4)		Reset/Power Down High to Boot Block Relock		200		200		200	ns	

Notes: 1. See AC Testing Measurement conditions for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>, or WP at V<sub>IH</sub>.
4. Sampled only, not 100% tested.

Table 15B. Write AC Characteristics, Chip Enable Controlled  $^{(1)}$  (T<sub>A</sub> = 0 to 70°C, -40 to 85°C or -40 to 125°C; V<sub>CC</sub> = 5V±10% or 5V±5%; V<sub>PP</sub> = 12V±5% or 12V±10%)

				M28	F220		
Symbol	Alt	Parameter	-9	90	-1	20	Unit
Symbol	Ait	raiametei	Standar Interfac				Onne
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		120		ns
tphel	tps	Power Down High to Chip Enable Low	210		210		ns
t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	0		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	65		70		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	40		40		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	10		10		ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	40	40			ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	60		60		ns
t <sub>PHHEH</sub> (4)	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Chip Enable High	90	90			ns
t <sub>WPHEH</sub>		Write Protect High to Chip Enable High	90		100		ns
t <sub>VPHEH</sub> (4)	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	90		100		ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	0		0		ns
t <sub>EHQV1</sub> (2, 3)		Chip Enable High to Output Valid (Word/Byte Program)	7		7		μs
t <sub>EHQV2</sub> (2, 3)		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t <sub>EHQV3</sub> (2)		Chip Enable High to Output Valid (Parameter Block Erase)	0.4	0.4			sec
t <sub>EHQV4</sub> (2)		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t <sub>QVPH</sub> (4)	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> (4)	t <sub>VPH</sub>	Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4)</sup>		Reset/Power Down High to Boot Block Relock		200		200	ns

Notes: 1. See AC Testing Measurement conditions for timing measurements.
2. Time is measured to Status Register Read giving bit b7 = '1'.
3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>, or WP at V<sub>IH</sub>.
4. Sampled only, not 100% tested.




Figure 10. Program & Erase AC Waveforms, E Controlled


Table 16. Word/Byte Program, Erase Times  $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\% \text{ or } 5\text{V} \pm 5\%)$ 

Parameter	Test Conditions		Unit		
r drameter	Tool Conditions	Min	Тур	Max	J
Main Block Program (Byte)	V <sub>PP</sub> = 12V ±5%		1.2	4.2	sec
Main Block Program (Word)	V <sub>PP</sub> = 12V ±5%		0.6	2.1	sec
Boot or Parameter Block Erase	V <sub>PP</sub> = 12V ±5%		1	7	sec
Main Block Erase	V <sub>PP</sub> = 12V ±5%		2.4	14	sec
Main Block Program (Byte)	V <sub>PP</sub> = 12V ±10%		6	20	sec
Main Block Program (Word)	V <sub>PP</sub> = 12V ±10%		3	10	sec
Boot or Parameter Block Erase	V <sub>PP</sub> = 12V ±10%		5.8	40	sec
Main Block Erase	V <sub>PP</sub> = 12V ±10%		14	60	sec

Table 17. Word/Byte Program, Erase Times (TA = -40 to  $85^{\circ}$ C or -40 to  $125^{\circ}$ C; VCC = 5V  $\pm$  10% or 5V  $\pm$  5%)

Parameter	Test Conditions		Unit		
i didiletei	rest obligations	Min	Тур	Max	Oint
Main Block Program (Byte)	V <sub>PP</sub> = 12V ±5%		1.4	5	sec
Main Block Program (Word)	V <sub>PP</sub> = 12V ±5%		0.7	2.5	sec
Boot or Parameter Block Erase	V <sub>PP</sub> = 12V ±5%		1.5	10.5	sec
Main Block Erase	V <sub>PP</sub> = 12V ±5%		3	18	sec

Figure 11. Program Flowchart and Pseudo Code



Notes: 1. Status check of b3 (V<sub>PP</sub> Low) and b4 (Program Error) can be made after each byte/word programming or after a sequence.

2. If a V<sub>PP</sub> Low or Program Erase is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.

Start Write 20h EE instruction: Command - write 20h command - write Block Address (A12-A16) & command D0h (memory enters read status Write Block Address Suspend state after the EE instruction) & D0h Command Loop NO Read Status - read status register Register (E or G must be toggled) if EE instruction given execute Suspend YES suspend erase loop NO b7 = 1while b7 = 1YES If b3 = 0,  $V_{PP}$  low error: - error handler NO V<sub>PP</sub> Low b3 = 0Error (1) YES NO If b4, b5 = 0, Command Sequence error: Command b4, b5 = Sequence Error - error handler YES NO Erase If b5 = 0, Erase error: Error (1) - error handler YES End AI02151

Figure 12. Erase Flowchart and Pseudo Code

Note: 1. If V<sub>PP</sub> Low or Erase Error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.

Start Write B0h ES instruction: Command - write B0h command (memory enters read register state after the ES instruction) Read Status - read status register Register (E or G must be toggled) NO while b7 = 1YES NO If b6 = 0, Erase completed Erase b6 = 1(at this point the memory wich Complete accept only the RD or ER instruction) YES Write FFh RD instruction: - write FFh command Command - one o more data reads from another block Read data from another block Write D0h ER instruction: Command write D0h command to resume erasure **Erase Continues** AI01280

Figure 13. Erase Suspend & Resume Flowchart and Pseudo Code




Figure 14. Command Interface and Program Erase Controller Flowchart (a)

Notes: 1. If no command is written, the Command Interface remains in its previous valid state. Upon power-up, on exit from power-down or if Vcc falls below V<sub>LKO</sub>, the Command Interface defaults to Read Array mode. 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.





Figure 15. Command Interface and Program Erase Controller Flowchart (b)

Note: 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.


### **ORDERING INFORMATION SCHEME**



Devices are shipped from the factory with the memory content erased (to FFh).

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.


# TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm



Drawing is not to scale.

# SO44 - 44 lead Plastic Small Outline, 525 mils body width

Symb		mm			inches	
- Synib	Тур	Min	Max	Тур	Min	Max
А		2.42	2.62		0.095	0.103
A1		0.22	0.23		0.009	0.010
A2		2.25	2.35		0.089	0.093
В			0.50			0.020
С		0.10	0.25		0.004	0.010
D		28.10	28.30		1.106	1.114
E		13.20	13.40		0.520	0.528
е	1.27			0.050		
Н		15.90	16.10		0.626	0.634
L	0.80			0.031		
α	3°			3°		
N		44			44	
СР			0.10			0.004



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.