Description

The M16C/60 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.

The M16C/60 group includes a wide range of products with different internal memory types and sizes and various package types.

Features

outuroo	
Memory capacity	
	RAM 10K bytes
Shortest instruction execution time	. 100ns (f(XIN)=10MHz)
Supply voltage	. 4.0 to 5.5V (f(XIN)=10MHz)
	2.7 to 5.5V (f(XIN)=7MHz with software one-wait)
Low power consumption	. 18mW ($f(XIN)=7MHz$, with software one-wait, Vcc = 3V)
Interrupts	. 17 internal and 5 external interrupt sources, 4 software
	interrupt sources; 7 levels (including key input interrupt)
Multifunction 16-bit timer	. 5 timers + 3 timers
Serial I/O (UART or clock synchronous)	. 2 channels
• DMAC	. 2 channels (trigger: 15 sources)
A-D converter	. 10 bits X 8 channels
	(Expandable up to 10 channels)
D-A converter	. 8 bits X 2 channels
CRC calculation circuit	. 1 circuit
Watchdog timer	. 15 bits
Programmable I/O	. 87 lines
Input port	. 1 line (P85 shared with NMI pin)
Memory expansion	. Available (to a maximum of 1M bytes)
Chip select output	. 4 lines
Clock generating circuit	. 2 built-in clock generation circuits
	(built-in feedback resistor, and external ceramic or quartz oscillator)

Applications

Audio, cameras, office equipment, communications equipment, portable equipment

-----Table of Contents-----

Central Processing Unit (CPU)	13
Reset	16
Processor Mode	20
Clock Generating Circuit	30
Protection	37
Interrupts	38
Watchdog Timer	46
DMAC	48

55
72
96
97
106

Pin Configuration

Figures 1.1 and 1.2 show the pin configurations (top view).




Figure 1.1. Pin configuration (top view)







Figure 1.2. Pin configuration (top view)

Block Diagram

Figure 1.3 is a block diagram of the M16C/60 group.



Performance Outline

Table 1.1 is a performance outline of M16C/60 group.

Table 1.1. Outline performance of M16C/60 group

	Item	Performance		
Number of basic instructions		91 instructions		
Shortest instruction execution time		100ns(f(XIN)=10MHz)		
Memory	ROM	(See Figure 1.4. ROM expansion)		
capacity	RAM	10K bytes		
I/O port	P0 to P10 (except P85)	8 bits X 10, 7 bits X 1		
Input port	P85	1 bit X 1		
Multifunction	TA0,TA1,TA2,TA3,TA4	16 bits X 5		
timer	TB0,TB1,TB2	16 bits X 3		
Serial I/O	UART0,UART1	(UART or clock synchronous) X 2		
A-D converter	•	10 bits X 8 channels (expandable up to 10 channels)		
D-A converter		8 bits X 2		
DMAC		2 channels (trigger: 15 factors)		
CRC calculation circuit		1 circuit (Generator polynomial: $X^{16} + X^{12} + X^5 + 1$)		
Watchdog timer		15 bits X 1 (with prescaler)		
Interrupt		17 internal and 5 external sources, 4 software sources, 7 levels		
Clock generating circuit		2 built-in clock generation circuits		
		(built-in feedback resistor, and external ceramic or quartz oscillator)		
Supply voltage		4.0 to 5.5V (f(XIN) = 10MHz)		
		2.7 to 5.5V(f(XIN) = 7MHz with software one-wait)		
Power consumption	n	18mW (f(XIN) = 7MHz with software one-wait,Vcc=3V)		
I/O	I/O withstand voltage	5V		
characteristics	Output current	5mA		
Memory expansior	1	Available (to a maximum of 1M bytes)		
Operating ambient	t temperature	– 40 to 85°C		
Device configuration	on	CMOS silicon gate		
Package		100-pin plastic mold QFP		

Mitsubishi plans to release the following products in the M16C/60 group:

(1) Support for mask ROM version, external ROM version, one-time PROM version, and EPROM version

- (2) ROM capacity
- (3) Package

100P6S-A : Plastic molded QFP (mask ROM version and one-time PROM version) 100P6D-A/100P6Q-A : Plastic molded QFP (mask ROM version and one-time PROM version) 100D0 : Ceramic LCC (EPROM version)




Figure 1.4. ROM expansion

The M16C/60 group products currently supported are listed in Table 1.2.

Table 1.2. M16C/60 group

Feb. 1997 **ROM Capacity RAM Capacity** Package Type Remarks 100P6S-A M30600M8-XXXFP Mask ROM version 64K bytes 10K bytes 100P6D-A/100P6Q-A M30600M8-XXXGP 64K bytes 10K bytes Mask ROM version M30600E8-XXXFP 64K bytes 10K bytes 100P6S-A One-time PROM version 64K bytes M30600E8-XXXGP 10K bytes 100P6D-A/100P6Q-A One-time PROM version M30600E8FP 64K bytes 10K bytes 100P6S-A One-time PROM version (blank) 64K bytes M30600E8GP One-time PROM version (blank) 10K bytes 100P6D-A/100P6Q-A 64K bytes 100D0 M30600E8FS 10K bytes EPROM version M30600SFP _ 10K bytes 100P6S-A External ROM version M30600SGP 10K bytes 100P6D-A/100P6Q-A External ROM version _




Figure 1.5. Type No., memory size, and package

Pin Description

Pin name	Signal name	I/O type	Function	
Vcc, Vss	Power supply input		Supply 2.7 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.	
CNVss	CNVss	Input	This pin switches between processor modes. Connect it to the Vss pi when operating in single-chip or memory expansion mode. Connect in to the Vcc pin when in microprocessor mode.	
RESET	Reset input	Input	A "L" on this input resets the microcomputer.	
XIN	Clock input	Input	These pins are provided for the main clock generating circuit. Connect	
Xout	Clock output	Output	a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.	
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". When operating in single-chip mode, connect this pin to VSS.	
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.	
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.	
Vref	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.	
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor.	
Do to D7	-	Input/output	When set as a separate bus, these pins input and output data (D0–D7).	
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0.	
D8 to D15	-	Input/output	When set as a separate bus, these pins input and output data (D8-D15	
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0.	
Ao to A7		Output	These pins output 8 low-order address bits (A ₀ –A ₇).	
Ao/Do to A7/D7	Input/output		If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D_0-D_7) and output 8 low-order address bits (A_0-A_7) separated in time by multiplexing.	
Ao, A1/D0 to A7/D6	-	Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0–D6) and output address (A1–A7) separated in time by multiplexing. They also output address (A0).	
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.	
A8 to A15	Output		These pins output 8 middle-order address bits (A8–A15).	
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9–A15).	
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.	
CS0 to CS3, A16 to A19		Output Output	These pins output \overline{CS}_0 - \overline{CS}_3 signals and A16-A19. \overline{CS}_0 - \overline{CS}_3 are chip select signals used to specify an access space. A16-A19 are 4 high-order address bits.	

Pin Description

Pin name	Signal name	I/O type	Function	
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software.	
WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY		Output Output Output Output Input Output Input	 Output WRL, WRH (WR and BHE), RD, BCLK, HLDA, and ALE signals. WRL and WRH, and BHE and WR can be switched using software control. WRL, WRH, and RD selected With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. While the input level at the HOLD pin is "L", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the ready state. BCLK outputs a clock with the same cycle as the internal clock φ. 	
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.	
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as timer A0–A3 I/O pins as selected by software.	
P80 to P84, P86, P87, P85	I/O port P8 I/O port P85	Input/output Input/output Input/output Input	P80 to P84, P86, and P87 are I/O ports with the same functions as P0. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The NMI interrupt is generated when the input at this pin changes from "H" to "L". The NMI function cannot be canceled using software. The pull-up cannot be set for this pin.	
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as Timer B0–B2 input pins, D-A converter output pins, A-D converter's extended input pins, or A-D trigger input pins as selected by software.	
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins. Furthermore, P104–P107 also function as input pins for the key input interrupt function.	

Operation of Functional Blocks

The M16C/60 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, and I/O ports.

The following explains each unit.

Memory

Figure 1.6 is a memory map of the M16C/60 group. The address space extends the 1M bytes from address 0000016 to FFFF16. From FFFF16 down is ROM. (In the M30600M8-XXXFP, there is 64K bytes of internal ROM from F000016 to FFFF16.) The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped to FFFDC16 to FFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

10K bytes of internal RAM is mapped to the space from 0040016 to 02BFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.

In memory expansion mode, the spaces between 02C0016 and 03FFF16, and between D000016 and EFFFF16 are reserved and cannot be used. Likewise, the space between 02C0016 and 03FFF16 is reserved when in microprocessor mode.




Figure 1.6. Memory map

000016	
000116	
000216	
000316	
000416	Processor mode register 0 (PM0)
000516	Processor mode register 1(PM1)
000616	System clock control register 0 (CM0)
000716	System clock control register 1 (CM1)
000816	Chip select control register (CSR)
000916	Address match interrupt enable register (AIER)
000A16	Protect register (PRCR)
000B16	
000C16	
000D16	
000E16	Watchdog timer start register (WDTS)
000F16	Watchdog timer control register (WDC)
001016	
001116	Address match interrupt register 0 (RMAD0)
001216	
001316	
001416	
001516	Address match interrupt register 1 (RMAD1)
001616	
001716	
001816	
001916	
001A16	
001B16	
001C16	
001D16	
001E16	
001F16	
002016	
002116	DMA0 source pointer (SAR0)
002216	
002316	
002416	
002516	DMA0 destination pointer (DAR0)
002616	
002716	
002816	DMA0 transfer counter (TCR0)
002916	· · ·
002A16	
002B16	
002C16	DMA0 control register (DM0CON)
002D16 002E16	
002E16 002F16	
002F16	
003016	DMA1 source pointer (SAR1)
003116	
003216	
003316	
003516	DMA1 destination pointer (DAR1)
003616	
003716	
003816	
003916	DMA1 transfer counter (TCR1)
003A16	
003B16	
003C16	DMA1 control register (DM1CON)
003D16	
003E16	
003F16	
l	

004016	
004116	
004216	
004216	
004416	
004516	
004616	
004716	
004816	
004916	
004A16	
004B16	DMA0 interrupt control register (DM0IC)
004C16	DMA0 interrupt control register (DM0C)
004D16	Key input interrupt control register (KUPIC)
004E16	A-D conversion interrupt control register (ADIC)
004F16	A-D conversion interrupt control register (ADIC)
005016	
005116	LIARTO transmit interrupt control register (20110)
005216	UART0 transmit interrupt control register (S0TIC)
005216	UART0 receive interrupt control register (S0RIC) UART1 transmit interrupt control register (S1TIC)
005416	UART1 receive interrupt control register (S1RIC)
005516	Timer A0 interrupt control register (TA0IC)
005516	Timer A1 interrupt control register (TAOIC)
005716	Timer A2 interrupt control register (TA1C)
005816	Timer A3 interrupt control register (TA3IC)
005916	Timer A4 interrupt control register (TA3IC)
005A16	Timer B0 interrupt control register (TR4IO)
005B16	Timer B1 interrupt control register (TB1IC)
005C16	Timer B2 interrupt control register (TB1C)
005D16	INTO interrupt control register (INTOIC)
005E16	INT1 interrupt control register (INT1IC)
005F16	INT2 interrupt control register (INT2IC)

Figure 1.7. Location of peripheral unit control registers

038016	Count start flag (TABSR)
038116	Clock prescaler reset flag (CPSRF)
038216	One-shot start flag (ONSF)
038316	Trigger select register (TRGSR)
038416	Up-down flag (UDF)
038516	
038616 038716	Timer A0 (TA0)
038816 038916	Timer A1 (TA1)
038A16	Timer A2 (TA2)
038B16 038C16	. ,
038D16 038E16	Timer A3 (TA3)
038F16 039016	Timer A4 (TA4)
039116	Timer B0 (TB0)
039216 039316	Timer B1 (TB1)
039416 039516	Timer B2 (TB2)
039616	Timer A0 mode register (TA0MP)
039716	Timer A0 mode register (TA0MR) Timer A1 mode register (TA1MR)
039816	
039916	Timer A2 mode register (TA2MR)
039916 039A16	Timer A3 mode register (TA3MR)
039A16 039B16	Timer A4 mode register (TA4MR)
039B16 039C16	Timer B0 mode register (TB0MR)
L 1	Timer B1 mode register (TB1MR)
039D16	Timer B2 mode register (TB2MR)
039E16	
039F16	
03A016	UART0 transmit/receive mode register (U0MR)
03A116	UART0 bit rate generator (U0BRG)
03A216 03A316	UART0 transmit buffer register (U0TB)
03A416	UART0 transmit/receive control register 0 (U0C0)
03A516	UART0 transmit/receive control register 0 (0000)
03A616 03A716	UART0 receive buffer register (U0RB)
03A716 03A816	UART1 transmit/receive mode register (U1MR)
03A916	• • • •
03AA16	UART1 bit rate generator (U1BRG)
03AB16	UART1 transmit buffer register (U1TB)
03AC16 03AD16	UART1 transmit/receive control register 0 (U1C0) UART1 transmit/receive control register 1 (U1C1)
03AE16 03AF16	UART1 receive buffer register (U1RB)
03B016 03B116	UART transmit/receive control register 2 (UCON)
03B216	
03B216	
03B416	
03B516	
03B616	
03B716	
03B816	DMA0 cause select register (DM0SL)
03B916	DMA0 cause select register (DM0SL)
03B916 03BA16	DMA1 cause select register (DM1SL)
03BB16	DMA1 cause select register (DM1SL)
03BC16	
03BD16	CRC data register (CRCD)
-	
03BE16	CRC input register (CRCIN)
03BF16	

A-D register 0 (AD0)
A-D register 1 (AD1)
A-D register 2 (AD2)
A-D register 3 (AD3)
A-D register 4 (AD4)
A-D Tegister 4 (AD4)
A-D register 5 (AD5)
A-D register 6 (AD6)
A-D register 7 (AD7)
A-D control register 2 (ADCON2)
/
A-D control register 0 (ADCON0)
A-D control register 1 (ADCON1)
D-A register 0 (DA0)
$D \wedge register (D \wedge 1)$
D-A register 1 (DA1)
D-A control register (DACON)
Port P0 (P0)
Port P1 (P1)
Port P0 direction register (PD0)
Port P1 direction register (PD1)
Port P2 (P2) Port P3 (P3)
Port P2 direction register (PD2)
Port P3 direction register (PD3)
Port P4 (P4)
Port P5 (P5)
Port P4 direction register (PD4)
Port P5 direction register (PD5)
Port P6 (P6)
Port P7 (P7)
Port P6 direction register (PD6)
Port P7 direction register (PD7) Port P8 (P8)
Port P8 (P8) Port P9 (P9)
Port P8 direction register (PD8)
Port P9 direction register (PD9)
Port P10 (P10)
Port P10 direction register (PD10)
Dull up control register (/DUDA)
Pull-up control register 0 (PUR0)
Pull-up control register 0 (PUR0) Pull-up control register 1 (PUR1) Pull-up control register 2 (PUR2)

Figure 1.8. Location of peripheral unit control registers

Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 1.9. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.9. Configuration of central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can be used as 32-bit data registers (R2R0/R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

CPU

(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.10 shows a configuration of the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.10. Configuration of flag register (FLG)

Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2 Vcc max.) for at least 2μ s. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 1.11 shows an example reset circuit. Figure 1.12 shows the reset sequence.




Figure 1.11. Example reset circuit

RESET		BCLK 24 cyc	les	
BCLK	\			Content of reșet vect
Address —			(FFFFC16 X FFFFD16 X FFFFE16 X
RD				
WR				
CS0				
Microproces	sor = "L"			Content of reset vector
Address —			(FFFFC16 X FFFFE16 X
RD				
WR				· · · · · · · · · · · · · · · · · · ·
CS0				
Single-chip mode				FFFFC16 Content of reset vector

Figure 1.12. Reset sequence

Table 1.3 shows the statuses of the other pins while the $\overline{\text{RESET}}$ pin level is "L". Figure 1.13 shows the internal status of the microcomputer immediately after the reset is cancelled.

	Status			
Pin Name	CNVss = Vss	CNVss = Vcc		
	CINVSS = VSS	BYTE = Vss	BYTE = Vcc	
P0	Input port (floating)	Data input (floating)	Data input (floating)	
P1	Input port (floating)	Data input (floating)	Input port (floating)	
P2, P3, P40 to P43	Input port (floating)	Address output (undefined)	Address output (undefined)	
P44	Input port (floating)	CS0 output ("H" level is output)	CS0 output ("H" level is output)	
P45 to P47	Input port (floating)	Input port (floating)	Input port (floating)	
P50	Input port (floating)	WR output ("H" level is output)	WR output ("H" level is output)	
P51	Input port (floating)	BHE output (undefined)	BHE output (undefined)	
P52	Input port (floating)	RD output ("H" level is output)	RD output ("H" level is output)	
P53	Input port (floating)	BCLK output	BCLK output	
P54	Input port (floating)	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)	
P55	Input port (floating)	HOLD input (floating)	HOLD input (floating)	
P56	Input port (floating)	ALE output ("L" level is output)	ALE output ("L" level is output)	
P57	Input port (floating)	RDY input (floating)	RDY input (floating)	
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)	Input port (floating)	

Table 1.3. Pin status when RESET pin level is "L"

(1) Processor mode register 0 (Note)	(000416)…	0016	(42) Timer B0 mode register	(039B16)…	0 0 ? 0 0 0 0
(2) Processor mode register 1	(000516)…	0 X X X X 0	(43) Timer B1 mode register	(039C16)…	0 0 ? 0 0 0 0
(3) System clock control register 0	(000616)…	0 1 0 0 1 0 0 0	(44) Timer B2 mode register	(039D16)…	0 0 ? 0 0 0 0
(4) System clock control register 1	(000716)	0 0 1 0 0 0 0 0	(45) UART0 transmit/receive mode register	(03A016)…	0016
(5) Chip select control register	(000816)…	0 0 0 0 0 0 0 1	(46) UART0 transmit/receive control register 0	(03A416)…	00001000
(6) Address match interrupt enable	(000916)…		(47) UART0 transmit/receive control register 1	(03A516)…	00000010
(7) Protect register	(000A16)…		(48) UART1 transmit/receive mode register	(03A816)···	0016
(8) Watchdog timer control register	(000F16)	000??????	(49) UART1 transmit/receive control register 0	(03AC16)	
(9) Address match interrupt register 0	(001016)	0016	(50) UART1 transmit/receive control register 1	(03AD16)	00000010
	(001116)	0016	(51) UART transmit/receive control register 2	(03B016)···	
	(001216)…		(52) DMA0 cause select register	(03B816)···	0016
(10) Address match interrupt register 1	(001416)…	0016	(53) DMA1 cause select register	(03BA16)	0016
	(001516)…	0016	(54) A-D control register2	(03D416)…	
	(001616)…		(55) A-D control register 0	(03D616)…	0000??
(11) DMA0 control register	(002C16)	0 0 0 0 0 ? 0 0	(56) A-D control register 1	(03D716)	0016
(12) DMA1 control register	(003C16)…	00000?00	(57) D-A control register	(03DC16)	0016
(13) DMA0 interrupt control register	(004B16)…		(58) Port P0 direction register	(03E216)	0016
(14) DMA1 interrupt control register	(004C16)		(59) Port P1 direction register	(03E316)	0016
(15) Key input interrupt control register	(004D16)…		(60) Port P2 direction register	(03E616)	0016
(16) A-D conversion interrupt control register	(004E16)…		(61) Port P3 direction register	(03E716)	0016
(17) UART0 transmit interrupt control register	(005116)		(62) Port P4 direction register	(03EA16)	0016
(18) UART0 receive interrupt control register	(005216)…		(63) Port P5 direction register	(03EB16)	0016
(19) UART1 transmit interrupt control register	(005316)		(64) Port P6 direction register	(03EE16)	0016
(20) UART1 receive interrupt control register	(005416)…		(65) Port P7 direction register	(03EF16)	0016
(21) Timer A0 interrupt control register	(005516)…		(66) Port P8 direction register	(03F216)	000000
(22) Timer A1 interrupt control register	(005616)…		(67) Port P9 direction register	(03F316)	0016
(23) Timer A2 interrupt control register	(005716)…		(68) Port P10 direction register	(03F616)	0016
(24) Timer A3 interrupt control register	(005816)…		(69) Pull-up control register 0	(03FC16)	0016
(25) Timer A4 interrupt control register	(005916)…		(70) Pull-up control register 1	(03FD16)	0016
(26) Timer B0 interrupt control register	(005A16)		(71) Pull-up control register 2	(03FE16)	0016
(27) Timer B1 interrupt control register	(005B16)····		(72) Data registers (R0/R1/R2/R3)		000016
(28) Timer B2 interrupt control register	(005C16)		(73) Address registers (A0/A1)		000016
(29) INT0 interrupt control register	(005D16)····		(74) Frame base register (FB)		000016
(30) INT1 interrupt control register	(005E16)…		(75) Interrupt table register (INTB)		0000016
(31) INT2 interrupt control register	(005F16)		(76) User stack pointer (USP)		000016
(32) Count start flag	(038016)…	0016	(77) Interrupt stack pointer (ISP)		000016
(33) Clock prescaler reset flag	(038116)…		(78) Static base register (SB)		000016
(34) One-shot start flag	(038216)…		(79) Flag register (FLG)		000016
(35) Trigger select flag	(038316)	0016			
(36) Up-down flag	(038416)	0016	The contract of all the second s	Caral 1	
(37) Timer A0 mode register	(039616)	0016	The content of other registers and RAM is unde reset. The initial values must therefore be set.	tined when th	e microcomputer is
-	(039716)…	0016	x : Nothing is mapped to this bit ? : Undefined		
(38) Timer A1 mode register			Note : When the VCC level is applied to the CN	/SS pin, it is ()316 at a reset.
(38) Timer A1 mode register (39) Timer A2 mode register	(039816)…	0016			
	(039816)···· (039916)····	0016			

Figure 1.13. Device's internal status after a reset is cleared

Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved. Figure 1.14 shows a configuration of processor mode register 0 and 1.




Figure 1.14. Configuration of processor mode register 0 and 1

Processor Mode

(1) Types of Processor Mode

One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, the memory map, and the access space differ according to the selected processor mode.

Single-chip mode

In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. Ports P0 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.

Memory expansion mode

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM).

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.)

Microprocessor mode

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. The internal ROM area cannot be accessed.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.)

(2) Setting Processor Modes

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to "102".

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area.

Applying Vss to CNVss pin

The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode bits.

• Applying Vcc to CNVss pin

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 1.15 shows the memory maps applicable for each of the modes.




Figure 1.15. Memory maps in each processor mode

Bus Settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings.

Table 1.4 shows the factors used to change the bus settings.

Bus setting	Switching factor
Switching external address bus width	Bit 6 of processor mode register 0
Switching external data bus width	BYTE pin
Switching between separate and multiplex bus	Bits 4 and 5 of processor mode register 0

(1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

(2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.)

(3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

• Multiplex bus

In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = "H"), the 8 bits from D0 to D7 are multiplexed with A0 to A7.

With a 16-bit data bus selected (BYTE pin = "L"), the 8 bits from D0 to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.

The ALE signal latches the address. It is output from P56.

Before accessing the multiplex bus, always set the CSi wait bit of the chip select control register to "0".

Processor mode	Single-chip mode	Memory expansion mode/microprocessor modes			Memory expansion mode	
External bus type		Multiplexed bus and separate bus		separate bus		Multiplexed bus (Note 1)
Multiplexed bus space select bit		"01", '	"10"	"00"		"11" (Note 2)
Data bus width BYTE pin level		8 bits = "H"	16 bits = "L"	8 bits = "H"	16 bits = "L"	8 bits = "H"
P00 to P07	I/O port	Data bus	Data bus	Data bus	Data bus	I/O port
P10 to P17	I/O port	I/O port	Data bus	I/O port	Data bus	I/O port
P20	I/O port	Address bus /data bus (Note 3)	Address bus	Address bus	Address bus	Address bus /data bus
P21 to P27	I/O port	Address bus /data bus (Note 3)	Address bus /data bus (Note 3)	Address bus	Address bus	Address bus /data bus
P30	I/O port	Address bus	Address bus /data bus (Note 3)	Address bus	Address bus	I/O port
P31 to P37	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port
P40 to P43 Port P40 to P43 function select bit = 1	I/O port	I/O port	I/O port	I/O port	I/O port	I/O port
P40 to P43 Port P40 to P43 function select bit = 0	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port
P44 to P47	I/O port	CS (chip select) or programmable I/O port (For details, refer to "Bus control")				
P50 to P53	I/O port	Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR, and BCLK (For details, refer to "Bus control")			<	
P54	I/O port	HLDA	HLDA	HLDA	HLDA	HLDA
P55	I/O port	HOLD	HOLD	HOLD	HOLD	HOLD
P56	I/O port	ALE	ALE	ALE	ALE	ALE
P57	I/O port	RDY	RDY	RDY	RDY	RDY

Table 1.5. Pin functions for each processor mode

Note 1: In memory expansion mode, do not select a 16-bit multiplex bus.

Note 2: In microprocessor mode, multiplexed bus for the entire space cannot be selected. In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.

Note 3: Address bus when in separate bus mode.

Bus Control

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.

(1) Address bus/data bus

The address bus consists of the 20 pins A0 to A19 for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports D0 to D7 function as the data bus. When BYTE is "L", the 16 ports D0 to D15 function as the data bus.

Both the address and data bus retain their previous states when internal ROM or RAM is accessed. Also, when a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

(2) Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 000816) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P47 function as programmable I/O ports regardless of the value in the chip select control register.

In microprocessor mode, only $\overline{CS0}$ outputs the chip select signal after the reset state has been cancelled. $\overline{CS1}$ to $\overline{CS3}$ function as input ports. Therefore, when using $\overline{CS1}$ to $\overline{CS3}$, external pull-up resistors are required. Figure 1.16 shows the configuration of the chip select control register.

The chip select signal can be used to split the external area into as many as four blocks. Table 1.6 shows the external memory areas specified using the chip select signal.

Chip select	Specified address range		
	Memory expansion mode	Microprocessor mode	
CS0	9000016 to CFFFF16(256K)	9000016 to FFFFF16 (448K)	
CS1	1000016 to 8FFFF16(512K)	1000016 to 8FFFF16 (512K)	
CS2	0800016 to 0FFFF16 (32K)	0800016 to 0FFFF16 (32K)	
CS3	0400016 to 07FFF16 (16K)	0400016 to 07FFF16 (16K)	

Table 1.6. External areas specified by the chip select signals




Figure 1.16. Configuration of chip select control register

(3) Read/write signals

With a 16-bit data bus (BYTE pin ="L"), bit 2 of the processor mode register 0 (address 000416) select the combinations of \overline{RD} , \overline{BHE} , and \overline{WR} signals or \overline{RD} , \overline{WRL} , and \overline{WRH} signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals. (Set bit 2 of the processor mode register 0 (address 000416) to "0".) Tables 7 and 8 show the operation of these signals.

After a reset has been cancelled, the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals is automatically selected. When switching to the \overline{RD} , \overline{WRL} , and \overline{WRH} combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

Data bus width	RD	WRL	WRH	Status of external data bus
	L	Н	н	Read data
16-bit	Н	L	Н	Write 1 byte of data to even address
(BYTE = "L")	Н	Н	L	Write 1 byte of data to odd address
	Н	L	L	Write data to both even and odd addresses

Table 1.7. Operation of RD, WRL, and WRH signals

Table 1.8. Operation	of RD, W	VR, and BHE	signals
----------------------	----------	-------------	---------

Data bus width	RD	WR	BHE	A0	Status of external data bus
	Н	L	L	н	Write 1 byte of data to odd address
	L	Н	L	н	Read 1 byte of data from odd address
16-bit	Н	L	Н	L	Write 1 byte of data to even address
(BYTE = "L")	L	н	Н	L	Read 1 byte of data from even address
	Н	L	L	L	Write data to both even and odd addresses
	L	н	L	L	Read data from both even and odd addresses
8-bit	н	L	Not used	H/L	Write 1 byte of data
(BYTE = "H")	L	Н	Not used	H/L	Read 1 byte of data

(4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.

ALE _		ALE	
D0/A0 to D7/A7	Address Data (Note 1)	Ao	Address
A8 to A19	Address (Note 2)	D0/A1 to D7/A8	Address Data (Note 1)
		A9 to A19	Address
Note	1: Floating when reading.		

Figure 1.17. ALE signal and address/data bus

(5) Ready signal

The ready signal facilitates access of external devices that require a long time for access. As shown in Figure 1.18, inputting "L" to the $\overline{\text{RDY}}$ pin at the falling edge of BCLK causes the microcomputer to enter the ready state. Inputting "H" to the $\overline{\text{RDY}}$ pin at the falling edge of BCLK cancels the ready state. Table 1.9 shows the microcomputer status in the ready state. Figure 1.18 shows an example of the $\overline{\text{RD}}$ signal being extended using the $\overline{\text{RDY}}$ signal.

Ready is valid when accessing the external area during the bus cycle in which the software wait is applied.

Table 1.9. Microcompute	r status in ready state (Note)
-------------------------	--------------------------------

Item	Status
Oscillation	On
R/\overline{W} signal, address bus, data bus, \overline{CS}	Maintain status when ready signal received
ALE signal, HLDA, programmable I/O ports	
Internal peripheral circuits	On

Note: The ready signal cannot be received immediately prior to a software wait.




Figure 1.18. Example of RD signal extended by RDY signal

(6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the \overline{HOLD} pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the \overline{HLDA} pin as long as "L" is input to the \overline{HOLD} pin. Table 1.10 shows the microcomputer status in the hold state.

Item		Status	
Oscillation		ON	
R/W signal, address bus, data bus, CS, BHE		Floating	
Programmable I/O ports P0, P1, P2, P3, P4, P5		Floating	
	P6, P7, P8, P9, P10	Maintains status when hold signal is received	
ALE signal		Undefined	
HLDA		Output "L"	
Internal peripheral circuits		ON (but watchdog timer stops)	

(7) BCLK output

The output of the internal clock ϕ can be selected using bit 7 of the processor mode register 0 (address 000416) (Note). The output is floating when bit 7 is set to "1".

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

(8) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4 to 7 of the chip select control register (address 000816).

A software wait is inserted in the internal ROM/RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to "0". When set to "1", bits 4 to 7 of the chip select control register are invalid and a wait is applied to all external memory areas (two or three BCLK cycles). When Vcc is in the range 2.7V to 4.0V, set the wait bit to "1". However, this is not necessary if the oscillation frequency is less than 3MHz.

When the wait bit of the processor mode register 1 is "0", software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects $\overline{CS0}$ to $\overline{CS3}$. When one of these bits is set to "1", the bus cycle is executed in one BCLK cycle. When set to "0", the bus cycle is executed in two or three BCLK cycles. These bits default to "0" after the microcomputer has been reset.

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, the corresponding bits of the chip select control register must be set to "0" if using the multiplex bus to access the external memory area.

Table 1.11 shows the software wait and bus cycles. Figure 1.19 shows example bus timing when using software waits.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

Area	Bus status	Wait bit	Bits 4 to 7 of chip select control register	Bus cycle
SFR		Invalid	Invalid	2 BCLK cycles
Internal ROM/RAM		0	Invalid	1 BCLK cycle
		1	Invalid	2 BCLK cycles
External memory area	Separate bus	0	1	1 BCLK cycle
	Separate bus	0	0	2 BCLK cycles
	Separate bus	1	0 (Note)	2 BCLK cycles
	Multiplex bus	0	0 (Note)	3 BCLK cycles
	Multiplex bus	1	0 (Note)	3 BCLK cycles

Table 1.11. Software waits and bus cycles

Note: Always set to "0".




Figure 1.19. Typical bus timings using software wait

Clock Generating Circuit


The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

	Main clock generating circuit	Sub clock generating circuit	
Use of clock	CPU's operating clock source	 CPU's operating clock source 	
	 Internal peripheral units' 	Timer A/B's count clock	
	operating clock source	source	
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator	
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT	
Oscillation stop/restart function	Available	Available	
Oscillator status immediately after reset	Oscillating	Stopped	
Other	Externally derived clock can be input		

Table 1.12. Main clock and sub clock generating circuits

Example of oscillator circuit

Figure 1.20 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.21 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.20 and 1.21 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.








Figure 1.21. Examples of sub clock

Clock Control

Figure 1.22 shows a block diagram of the clock generating circuit.




Figure 1.22. Clock generating circuit

The following paragraphs describe the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the internal clock ϕ . The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock reduces the power dissipation.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the XOUT pin reduces the power dissipation. This bit defaults to "1" when shifting to stop mode and after a reset.

(2) Sub clock

The sub clock is generated by the sub clock oscillation circuit. No sub clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub clock can be selected as the internal clock ϕ by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub clock oscillation has fully stabilized before switching.

After the oscillation of the sub clock oscillation circuit has stabilized, the drive capacity of the XCOUT pin can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the XCOUT pin reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) Internal clock ϕ

The internal clock ϕ is the clock that drives the CPU, and is either the main clock or fc or is derived by dividing the main clock by 2, 4, 8, or 16. The internal clock ϕ is derived by dividing the main clock by 8 after a reset.

When shiffing to stop mode, the main clock division select bit (bit 6 at 000616) is set to "1".

(4) Peripheral function clock

• f1, f8, f32

The clock for the peripheral devices is derived from the main clock or by dividing it by 8 or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

• fad

This clock has the same frequency as the main clock and is used for A-D conversion.

(5) fC32

This clock is derived by dividing the sub clock by 32. It is used for the timer A and timer B counts.

(6) fC

This clock has the same frequency as the sub clock. It is used for internal clock ϕ and for the watchdog timer.

Figure 1.23 shows the configuration of system clock control registers 0 and 1.




Figure 1.23. Configuration of system clock control registers 0 and 1

Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to "1", the output of f8 and f32 stops when a WAIT instruction is executed.

Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2V.

Because the oscillation of internal clock ϕ , f1 to f32, fc, fc32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UART0 and UART1 functions provided an external clock is selected. Table 1.13 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled.

When shifting to stop mode, the main clock division select bit 0 (bit 6 at 000616) is set to "1".

Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
Address bus, data bus, $\overline{CS0}$ to $\overline{CS3}$		Retains status before stop mode	
RD, WR, BHE, WRL, WRH		"Н"	
HLDA, BCLK		"H"	
ALE		"H"	
Port		Retains status before stop mode	Retains status before stop mode
CLKOUT	CLKOUT When fc selected Valid only in single		"H"
	When f8, f32 selected	Valid only in single-chip mode	Retains status before stop mode

Table 1.13. Port status during stop mode

Wait Mode

When a WAIT instruction is executed, the internal clock ϕ stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the internal clock ϕ and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 1.14 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts using as internal clock ϕ the clock that had been selected when the WAIT instruction was executed.

Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
Address bus, dat	ta bus, CS0 to CS3	Retains status before wait mode	
RD, WR, BHE, WR	RL,WRH	"H"	
HLDA,BCLK		"H"	
ALE		"H"	
Port		Retains status before wait mode	Retains status before wait mode
CLKOUT	When fc selected	Valid only in single-chip mode	Does not stop
	When f8, f32 selected	Valid only in single-chip mode	Does not stop when the WAIT
			peripheral function clock stop
			bit is "0".
			When the WAIT peripheral
			function clock stop bit is "1",
			the status immediately prior
			to entering wait mode is main
			tained.

Table 1.14. Port status during wait mode

Status Transition Of Internal Clock ϕ

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for internal clock ϕ . Table 1.15 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". The following shows the operational modes of internal clock ϕ :

(1) Division by 2 mode

The main clock is divided by 2 to obtain the internal clock ϕ .

(2) Division by 4 mode

The main clock is divided by 4 to obtain the internal clock ϕ .

(3) Division by 8 mode

The main clock is divided by 8 to obtain the internal clock ϕ . Note that oscillation of the main clock must have stabilized before transferring from this mode to another mode.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the internal clock ϕ .

(5) No-division mode

The main clock is used as internal clock ϕ .

(6) Low-speed mode

fc is used as internal clock ϕ . Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fC is the internal clock ϕ and the main clock is stopped.

						5
CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of internal clock ϕ
0	1	0	0	0	Invalid	Division by 2 mode
1	0	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	Invalid	No-division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode

Table 1.15. Operating modes dictated by settings of system clock control registers 0 and 1

Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.24 shows the configuration of the protect register. The values in the processor mode register 0 (addresss 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) and port P9 direction register (address 03F316) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P9.

If, after "1" (write-enabled) has been written to the port P9 direction register write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 1.24. Configuration of protect register

Interrupts

Tables 1.16 and 1.17 show the interrupt sources and vector addresses. When an interrupt is received, the program is executed from the address shown by the respective interrupt vector.

The vector addresses for the interrupts in Table 1.16 are fixed (interrupt vector addresses). These interrupts are not affected by the interrupt enable flag (I flag) (non-maskable interrupts).


The vector table addresses for the interrupt in Table 1.17 are variable, being determined as relative to the fixed address in the interrupt table register (INTB) (variable interrupt addresses). These interrupts can be enabled or disabled using the interrupt enable flag (I flag) (maskable interrupts). 64 vectors can be set in the interrupt table register (INTB). Any software interrupt Nos. 0 to 63 can be assigned to each vector. By using the INT instruction to specify a software interrupt No., the program can be executed starting at the address indicated by the respective vector. The BRK instruction interrupt has interrupt vectors in both the fixed vector addresses and variable vector addresses. When the contents of FFFE416 to FFFE716 are all "FF16", the program is executed from the address shown in the BRK instruction interrupt vector in the variable vector addresses.

Specify the starting address of the interrupt program in the interrupt vector. Figure 1.25 shows the format for specifying the address.

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction
BRK instruction	FFFE416 to FFFE716	If the vector is filled with FF16, program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC16 to FFFEF16	Do not use
Watchdog timer	FFFF016 to FFFF316	
DBC (Note)	FFFF416 to FFFF716	Do not use
NMI	FFFF816 to FFFFB16	External interrupt by input to NMI pin
Reset	FFFFC16 to FFFFF16	

Table 1.16.	Interrupt factors	(fixed interrupt vector addresses)	
	interrupt laotere		£

Note: Interrupts used for debugging purposes only.





Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note)	BRK instruction	Cannot be masked by I flag
Software interrupt number 11	+44 to +47 (Note)	DMA0	
Software interrupt number 12	+48 to +51 (Note)	DMA1	
Software interrupt number 12	+52 to +55 (Note)	Key input interrupt	
Software interrupt number 13		A-D	
Software Interrupt number 14	+56 to +59 (Note)	A-D	
Software interrupt number 17	+68 to +71 (Note)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note)	Timer A0	
Software interrupt number 22	+88 to +91 (Note)	Timer A1	
Software interrupt number 23	+92 to +95 (Note)	Timer A2	
Software interrupt number 24	+96 to +99 (Note)	Timer A3	
Software interrupt number 25	+100 to +103 (Note)	Timer A4	
Software interrupt number 26	+104 to +107 (Note)	Timer B0	
Software interrupt number 27	+108 to +111 (Note)	Timer B1	
Software interrupt number 28	+112 to +115 (Note)	Timer B2	
Software interrupt number 29	+116 to +119 (Note)	ĪNT0	
Software interrupt number 30	+120 to +123 (Note)	INT1	
Software interrupt number 31	+124 to +127 (Note)	INT2	
Software interrupt number 32 to Software interrupt number 63	+128 to +131 (Note) to +252 to +255 (Note)	Software interrupt	Cannot be masked by I flag

Table 1.17. Interrupt causes (variable interrupt vector addresses)

Note: Address relative to address in interrupt table register (INTB).

(1) Interrupt control registers

Peripheral I/O interrupts have their own interrupt control registers. Table 1.18 shows the addresses of the interrupt control registers. Figure 1.26 shows the configuration of the interrupt control registers.

The interrupt request bit is set by hardware to "0" when an interrupt request is received. The interrupt request bit can also be set by software to "0". (Do not set to "1".)

INT₀, INT₁, and INT₂ are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit. (Other interrupts are described elsewhere.)

An interrupt must first be enabled before it can be used to cancel stop mode.

Interrupt control register	Symbol name	Address	Interrupt control register	Symbol name	Address
DMA0 interrupt control register	DM0IC	004B16	DMA1 interrupt control register	DM1IC	004C16
Key input interrupt control register	KUPIC	004D16	A-D interrupt control register	ADIC	004E16
UART0 transmit interrupt control register	S0TIC	005116	UART0 receive interrupt control register	SORIC	005216
UART1 transmit interrupt control register	S1TIC	005316	UART1 receive interrupt control register	S1RIC	005416
Timer A0 interrupt control register	TA0IC	005516	Timer A1 interrupt control register	TA1IC	005616
Timer A2 interrupt control register	TA2IC	005716	Timer A3 interrupt control register	TA3IC	005816
Timer A4 interrupt control register	TA4IC	005916	Timer B0 interrupt control register	TB0IC	005A16
Timer B1 interrupt control register	TB1IC	005B16	Timer B2 interrupt control register	TB2IC	005C16
INT0 interrupt control register	INT0IC	005D16	INT1 interrupt control register	INT1IC	005E16
INT2 interrupt control register	INT2IC	005F16			

Table 1.18. Addresses in interrupt control register

(2) Interrupt priority

The order of priority when two or more interrupts are generated simultaneously is determined by both hardware and software.

The interrupt priority levels determined by hardware are reset > $\overline{\text{NMI}}$ > $\overline{\text{DBC}}$ > wacthdog timer > peripheral I/O interrupts > single-step > address matching interrupt.

The interrupt priority levels determined by software are as the interrupt priority levels are set in the interrupt control registers.

Figure 1.27 shows the circuit that judges the interrupt priority level. When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. However, if the interrupts have the same priority level, the interrupt is selected according to the priority set in the circuit. The selected interrupt is accepted only when the priority level is higher than the processor interrupt priority level (IPL) in the flag register (FLG) and the interrupt enable flag (I flag) is "1". Note that the reset, NMI, DBC, watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts are generated regardless of the interrupt enable flag (I flag).

	Symbol DMilC(i KUPIC ADIC SiTIC(i= SiRIC(i= TAilC(i= TBilC(i=	=0,1) 004B16, 004C16 004D 004E =0,1) 005116,0053 =0,1) 005216,0054 =0 to 4) 005516 to 0059	XXXXX0002 16 XXXXX0002 316 XXXXX0002 316 XXXXX0002 316 XXXXX0002 316 XXXXX0002 316 XXXXX0002		
	Bit symbol	Bit name	Function	R	W
	ILVL0	Interrupt priority level select bit	b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	0	0
	ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	0
	ILVL2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	0
	IR	Interrupt request bit	0 : Interrupt not requested 1 : Interrupt requested	0	O (Note)
т	Nothing is ass These bits can Indeterminate	n neither be set nor reset. V	When read, their contents are	-	- - -
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol	et (= 1).	r reset (= 0), but cannot be acces When reset 6 XX00X0002	d	1
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i	Address =0 to 2) 005D16 to 005F1	When reset 6 XX00X0002		
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol	Address =0 to 2) 005D16 to 005F1 Bit name	When reset	d R	W
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol ILVL0	Address =0 to 2) 005D16 to 005F1	When reset 5 XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1		w O
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol ILVL0 ILVL1	Address =0 to 2) 005D16 to 005F1 Bit name Interrupt priority level	When reset 5 XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled)	R	1
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol ILVL0	Address =0 to 2) 005D16 to 005F1 Bit name Interrupt priority level	When reset 5 XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	R	0
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol ILVL0 ILVL1	Address =0 to 2) 005D16 to 005F1 Bit name Interrupt priority level	When reset 6 XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 5 1 1 0 : Level 6	R O O	0 0 0
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTIIC(i Bit symbol ILVL0 ILVL1 ILVL1	Address =0 to 2) 005D16 to 005F1 Bit name Interrupt priority level select bit	When reset 6 XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested	R 0 0	0 0 0
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol ILVL0 ILVL1 ILVL2 IR	Address =0 to 2) 005D16 to 005F1 Bit name Interrupt priority level select bit Interrupt request bit Polarity select bit	When reset XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0 : Selects falling ede	R 0 0	O O O (Note)
b7 b6 b5 b4 b3 b2 b1 b0	for se Symbol INTilC(i Bit symbol ILVL0 ILVL1 ILVL2 IR	Address =0 to 2) 005D16 to 005F1 Bit name Interrupt priority level select bit	When reset XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0 : Selects falling ede	R 0 0	

Figure 1.26. Configuration of interrupt control register




Figure 1.27. Interrupt resolution circuit

(3) Flag changes

When an interrupt request is received, the stack pointer select flag (U flag) changes to "0" and the flag register (FLG) and program counter (PC) are saved to the stack area indicated by the interrupt stack pointer (ISP). Thereafter, the interrupt enable flag (I flag) and debug flag (D flag) change to "0" and the processor interrupt priority level (IPL) at the flag register (FLG) is replaced by the priority level of the received interrupt. However, when interrupt requests are received for software interrupt Nos. 32 to 63, the flag register (FLG) and program counter (PC) are saved to the stack shown by the stack pointer select flag (U flag) at the time the interrupt was received. The stack pointer select flag (U flag) does not change. The value of the processor interrupt priority level (IPL) in the flag register (FLG) differs in the case of reset, NMI, DBC, watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts. Table 1.19 shows how the IPL changes when interrupt requests are received.

Interrupt	Change of IPL
Reset	Level 0 ("0002") is set
NMI	Level 7 ("1112") is set
DBC	Does not change
Watchdog timer	Level 7 ("1112") is set
Single step	Does not change
Address match	Does not change
Software interrupt	Does not change

Table 1.19. Change of IPL state when interrupt requests are accepted

NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$ pin changes from "H" to "L". The $\overline{\text{NMI}}$ interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016).

This pin cannot be used as a normal port input.

Notes:

- (1) When not intending to use the NMI function, be sure to connect the NMI pin to Vcc. Because the NMI interrupt is non-maskable, it cannot be disabled.
- (2) When the $\overline{\text{NMI}}$ pin input is "L", do not set the microcomputer in stop mode or wait mode. The $\overline{\text{NMI}}$ interrupt is triggered by the falling edge, so the "L" level does not need to be maintained longer than necessary.

Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 1.28 shows a block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.




Figure 1.28. Block diagram of key input interrupt

Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL).

Figure 1.29 shows a configuration of address match interrupt-related registers.




Figure 1.29. Configuration of address match interrupt-related registers

Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the internal clock ϕ using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the internal clock ϕ , bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the internal clock ϕ , the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Table 1.20 shows a periodic table for the watchdog timer.

CM07	CM06	CM17	CM16	Internal clock ϕ	WDC7	Period
0	0	0	0	10MHz	0	Approx. 52.4ms (Note)
					1	Approx. 419.2ms (Note)
0	0	0	1	5MHz	0	Approx. 104.9ms (Note)
					1	Approx. 838.8ms (Note)
0	0	1	0	2.5MHz	0	Approx. 209.7ms (Note)
					1	Approx. 1.68s (Note)
0	0	1	1	0.625MHz	0	Approx. 838.8ms (Note)
					1	Approx. 6.71s (Note)
0	1	Invalid	Invalid	1.25MHz	0	Approx. 419.2ms (Note)
					1	Approx. 3.35s (Note)
1	Invalid	Invalid	Invalid	32kHz	Invalid	Approx. 2s (Note)

Table 1.20. Watchdog timer periodic table (XIN = 10MHz, XCIN = 32kHz)

Note: Error is generated by the prescaler.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 1.30 shows a block diagram of the watchdog timer. Figure 1.31 shows the configuration of the watchdog timer-related registers.




Figure 1.30. Block diagram of watchdog timer




Figure 1. 31. Configuration of watchdog timer control and start registers

DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. Table 1.21 shows the DMAC specifications. Figure 1.33 shows a block diagram of the DMAC. Figures 1.34 and 1.35 show the configuration of the registers used by the DMAC.

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	 From any address in the 1M bytes space to a fixed address
	 From a fixed address to any address in the 1M bytes space
	 From a fixed address to a fixed address
	(Note that DMA-related registers [002016 to 003F16] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge of INT0 or INT1 (INT0 can be selected by DMA0, INT1 by DMA1)
	Timer A0 to timer A4 interrupt requests
	Timer B0 to timer B2 interrupt requests
	UART0 transmission and reception interrupt requests
	UART1 transmission and reception interrupt requests
	A-D conversion interrupt requests
	Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and
	destination simultaneously)
Transfer mode	Single transfer
	The DMA enable bit is cleared and transfer ends when an underflow
	occurs in the transfer counter
	Repeat transfer
	When an underflow occurs in the transfer counter, the value in the transfer counter
	reload register is reloaded into the transfer counter and the DMA transfer is repeated
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
DMA startup	Single transfer
	Transfer starts when the DMA is requested after "1" is written to the DMA enable bit
	Repeat transfer
	Transfer starts when the DMA is requested after "1" is written to the DMA enable bit
	Transfer starts when the DMA is requested after an underflow occurs in the transfer counter
DMA shutdown	When "0" is written to the DMA enable bit
	• When, in simple transfer mode, an underflow occurs in the transfer counter
Forward address pointer and	When DMA transfer starts, the value of whichever of the source or destination pointer
reload timing for transfer	that is set up as the forward pointer is reloaded into the forward address pointer. The
counter	value in the transfer counter reload register is reloaded into the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write enabled.
	Registers specified for fixed address transfer are write-enabled when
	the DMA enable bit is "0".
Pooding the register	
Reading the register	Can be read at any time.
	However, when the DMA enable bit is "1", reading the register set up as the
	forward register is the same as reading the value of the forward address pointer.

Table 1.21. DMAC specifications

Note: DMA transfer is not effective to any interrupt.






Figure 1.33. Block diagram of DMAC




Figure 1.34. Configuration of DMAC register (1)

b23) (b19) b7 b3	(b16) (b15) b0 b7	(b8) b0 b7	₀₀ Symbo	Addre	When rese
			SAR0	002216 to 002016 003216 to 003016	Indeterminate
			0,441		
			Function	Transfer count specification	RW
		Source pointer Stores the source		0000016 to FFFF16	00
		Nothing is assigned These bits can neit	d. her be set nor reset. When rea	d, the value of these bits is "0".	
MAi destinatio	on pointer (i = 0), 1)			
23) (b19)	(b16) (b15)	(b8)	10		
	b0 b7	b0 b7	b0_Symbo DAR0	002616 to 002416	When res Indetermina
		ı	DAR1	003616 to 003416	Indetermina
			Function	Transfer count specification	RW
		Destination poi	inter	0000016 to FFFF16	00
			tination address		
		Nothing is assigned These bits can neit	d. her be set nor reset. When rea	d, the value of these bits is "0".	
	counter (i = 0, 1)			
515) 57	(b8) b0 b7	b0	Symbol	Address When	reset
			TCR0 TCR1	002916, 002816 Indeterr 003916, 003816 Indeterr	
			TORT	000910, 000010 Indeten	minate
			Function	Transfer count specification	RW
				specification	
		 Transfer counter 	er e less than the transfer co	000016 to FFFF16	00

Figure 1.35. Configuration of DMAC register (2)

(1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

(a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

(b) Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = "H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

(c) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 1.36 shows an example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 1.36, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.

BCLK	
Address - ous	CPU use Source Destination Dummy Cycle CPU use
 RD signal	
 NR signal	
Data	CPU use CPU use CPU use
-) 16-bit tra	nsfers and the source address is odd
Г	ring 16-bit data on an 8-bit data bus (In this case, there are also two destination write cycl
BCLK	
Address ous	CPU use Source + 1 Destination CPU use CPU use
- RD signal	
WR signal	
Data - ous	CPU use Source + 1 Destination Cycle CPU use
Address	CPU use Source Destination Dummy cycle CPU use
RD signal	
 WR signal	
Data	CPU use Source Destination Dummy CPU use
− One wait (When 16	is inserted into the source read under the conditions in (2) S-bit data is transferred on an 8-bit data bus, there are two destination write cycles).
BCLK	
Address ous	CPU use Source Source + 1 Destination Dummy CPU use
RD signal	
NR signal	

Figure 1.36. Example of the transfer cycles for a source read

(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.22 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

Table 1.22. No. of DMAC transfer cycles

			Single-chip mode		Memory expa	ansion mode
Transfer unit	Bus width	Access address Microproces		essor mode		
			No. of read	No. of write	No. of read	No. of write
			cycles	cycles	cycles	cycles
	16-bit	Even	1	1	1	1
8-bit transfers	(BYTE= "L")	Odd	1	1	1	1
(DMBIT= "1")	8-bit	Even	—	_	1	1
	(BYTE = "H")	Odd	—	_	1	1
	16-bit	Even	1	1	1	1
16-bit transfers	(BYTE = "L")	Odd	2	2	2	2
(DMBIT= "0")	8-bit	Even	_	_	2	2
	(BYTE = "H")	Odd	—	_	2	2

Coefficient j, k

Ir	nternal memory			External memo	ry
Internal ROM/RAM	Internal ROM/RAM	SFR area	Separate bus	Separate bus	Multiplex
No wait	With wait		No wait With wait bus		
1	2	2	1	2	3

Timer

Timer

There are eight 16-bit timers. These timers can be classified by function into timers A (five) and timers B (three). All these timers function independently. Figure 1.37 shows a block diagram of timers.




Figure 1.37. Block diagram of timer

Timer A

Figure 1.38 shows a block diagram of timer A. Figures 1.39 to 1.41 show configuration of timer A-related registers.

Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4)'s bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer's over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 1.38. Block diagram of timer A




Figure 1.39. Configuration of timer A-related registers (1)




Figure 1.40. Configuration of timer A-related registers (2)




Figure 1.41. Configuration of timer A-related registers (3)

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.23.) Figure 1.42 shows the configuration of the timer Ai mode register in timer mode.

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	Down count
	• When the timer underflows, reload register's content is reloaded and the timer starts over again
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TAilN pin function	Programmable I/O port or gate input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Gate function
	Counting can be started and stopped by the TAiIN pin's input signal
	Pulse output function
	Each time the timer underflows, the TAiOUT pin's polarity is reversed

Table 1.23. Specifications of timer mode




Figure 1.42. Configuration of timer Ai mode register in timer mode

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 1.24 lists timer specifications when counting a single-phase external signal. Figure 1.43 shows the configuration of the timer Ai mode register in event counter mode.

Table 1.25 lists timer specifications when counting a two-phase external signal. Figure 1.44 shows the configuration of the timer Ai mode register in event counter mode.

Table 1.24. Timer specifications in event counter mode (when not processing two-phase pulse signal)

Item	Specification			
Count source	• External signals input to TAIIN pin (effective edge can be selected by software)			
	 TB2 overflow, TAj overflow 			
Count operation	Up count or down count can be selected by external signal or software			
	• When the timer overflows or underflows, reload register content is reloaded			
	and the timer starts over again (Note)			
Divide ratio	1/ (FFFF16 - n + 1) for up count			
	1/ (n + 1) for down count n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	The timer overflows or underflows			
TAilN pin function	Programmable I/O port or count source input			
TAiout pin function	Programmable I/O port, pulse output, or up/down count select input			
Read from timer	Count value can be read out by reading timer Ai register			
Write to timer	When counting stopped			
	When a value is written to timer Ai register, it is written to both reload register and counter			
	When counting in progress			
	When a value is written to timer Ai register, it is written to only reload register			
	(Transferred to counter at next reload time)			
Select function	Free-run count function			
	Even when the timer overflows or underflows, the reload register's content is not reloaded to it			
	Pulse output function			
	Each time the timer overflows or underflows, the TAiout pin's polarity is reversed			

Note: This does not apply when the free-run function is selected.




Figure 1.43. Configuration of timer Ai mode register in event counter mode

Table 1.25. Timer specifications in event counter mode (when processing two-phase pulse signalwith timers A2, A3, and A4)

Item	Specification
Count source	• Two-phase pulse signals input to TAiIN or TAiOUT pin
Count operation	Up count or down count can be selected by two-phase pulse signal
	• When the timer overflows or underflows, the reload register's content is
	reloaded and the timer starts over again (Note)
Divide ratio	1/ (FFFF16 - n + 1) for up count
	1/ (n + 1) for down count n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer overflows or underflows
TAilN pin function	Two-phase pulse input
TAio∪⊤ pin function	Two-phase pulse input
Read from timer	Count value can be read out by reading timer A2, A3, or A4 register
Write to timer	When counting stopped
	When a value is written to timer A2, A3, or A4 register, it is written to both
	reload register and counter
	When counting in progress
	When a value is written to timer A2, A3, or A4 register, it is written to only
	the reload register (Transferred to counter at next reload time)
Select function	Normal processing operation
	The timer counts up rising edges or counts down falling edges on the TAin
	pin when input signal on the TAiout pin is "H"
	(i=2,3) Up Up Up Down Down Down count count count count count
	• Multiply-by-4 processing operation
	If the phase relationship is such that the TAiIN pin goes "H" when the input
	signal on the TAIOUT pin is "H", the timer counts up rising and falling edges
	on the TAIOUT and TAIN pins. If the phase relationship is such that the
	TAIIN pin goes "L" when the input signal on the TAIOUT pin is "H", the timer
	counts down rising and falling edges on the TAiOUT and TAiIN pins.
	Count up all edges Count down all edges
	(i=3,4)
	Count up all edges Count down all edges
Note. This does not apply y	when the free-run function is selected.

Note: This does not apply when the free-run function is selected.




Figure 1.44. Configuration of timer Ai mode register in event counter mode

(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 1.26.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.45 shows the configuration of the timer Ai mode register in one-shot timer mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	The timer counts down
	• When the count reaches 000016, the timer stops counting after reloading a new count
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : Set value
Count start condition	An external trigger is input
	The timer overflows
	• The one-shot start flag is set (= 1)
Count stop condition	A new count is reloaded after the count has reached 000016
	• The count start flag is reset (= 0)
Interrupt request generation timing	The count reaches 000016
TAilN pin function	Programmable I/O port or trigger input
TAiout pin function	Programmable I/O port or pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload
	register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)

 Table 1.26. Timer specifications in one-shot timer mode




Figure45. Configuration of timer Ai mode register in one-shot timer mode

(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 1.27.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.46 shows the configuration of the timer Ai mode register in pulse width modulation mode. Figure 1.47 shows an example of how a 16-bit pulse width modulator operates. Figure 1.48 shows an example of how an 8-bit pulse width modulator operates.

Table 1.27.	Timer specifications in	pulse width	modulation mode
		. paiosa	

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	• The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)
	• The timer reloads a new count at a rising edge of PWM pulse and continues counting
	The timer is not affected by a trigger that occurs when counting
16-bit PWM	High level width n / fi n : Set value
	• Cycle time (2 ¹⁶ -1) / fi fixed
8-bit PWM	High level width n X (m+1) / fi n : values set to timer Ai register's high-order address
	• Cycle time (2 ⁸ -1) X (m+1) / fi m : values set to timer Ai register's low-order address
Count start condition	External trigger is input
	The timer overflows
	 The count start flag is set (= 1)
Count stop condition	 The count start flag is reset (= 0)
Interrupt request generation timing	PWM pulse goes "L"
TAilN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload
	register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 1.46. Configuration of timer Ai mode register in pulse width modulation mode




Figure 1.47. Example of how a 16-bit pulse width modulator operates




Figure 1.48. Example of how an 8-bit pulse width modulator operates

Timer B

Figure 1.49 shows a block diagram of timer B. Figures 1.50 and 1.51 show configuration of timer B-related registers.

Use the timer Bi mode register (i = 0 to 2) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 1.49. Block diagram of timer B




Figure 1.50. Configuration of timer B-related registers (1)




Figure 1.51. Configuration of timer B-related registers (2)

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.28.) Figure 1.52 shows the configuration of the timer Bi mode register in timer mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before
	continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBilN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)

Table 1.28. Time	[•] specifications	in timer	mode
------------------	-----------------------------	----------	------

b6 b5 b4 b3 b2 b1 b0	Symbo TBiMR	Address (i=0 to 2) 039B16 to 039D16	When reset 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode select bit	b1 b0	0	0
	TMOD1		0 0 : Timer mode	0	0
	MR0	Invalid in timer mode		0	0
· · · · · · · · · · · · · · · · · · ·	MR1	Can be "0" or "1"		0	0
	MR2	0 (Fixed to "0" in timer mode ; i = 0)		O (Note 1)	0
		Nothing is assigned (i = 1,2). This bit can neither be set nor re	set. When read, its content is indeterminate.	X (Note 2)	×
	MR3	Invalid in timer mode. This bit can neither be set no its content is indeterminate.	r reset. When read in timer mode,	0	×
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 0 1 : f8	0	0
	TCK1		1 0 : f32 1 1 : fC32	0	0

Figure 1.52. Configuration of timer Bi mode register in timer mode

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.29.) Figure 1.53 shows the configuration of the timer Bi mode register in event counter mode.

Table 1.29.	Timer specifications in event counter mode
-------------	--

Item	Specification
Count source	• External signals input to TBin pin
	• Effective edge of count source can be a rising edge, a falling edge, or falling
	and rising edges as selected by software
Count operation	Counts down
	• When the timer underflows, the reload register's content is reloaded and the timer starts over again
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBiin pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)

7 b6 b5 b4 b3 b2 b1 b0	Symbol TBiMR(i=	Address =0 to 2) 039B16 to 039D16	When reset 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode	b1 b0	0	0
· · · · · · · · · · · · · · · · · · ·	TMOD1	select bit	0 1 : Event counter mode	0	0
· · · · · · · · · · · · · · · · · · ·	MR0	Count polarity select bit (Note 1)	b3 b2 0 0 : Counts external signal's falling edges 0 1 : Counts external signal's rising edges	0	0
	MR1		 1 0 : Counts external signal's falling and rising edges 1 1 : Inhibited 	0	0
	MR2	0 (Fixed to "0" in event counter mode; $i = 0$)		O (Note 2)	0
·		Nothing is assigned (i = 1, 2). This bit can neither be set nor reset. When read, its content is indeterminate.		X (Note 3)	×
	MR3	mode, its content is indeterminate.		0	×
	TCK0			0	0
	TCK1	Event clock select	0: Input from TBiIN pin (Note 4) 1: TBj overflow (j = i-1; however, j = 2 when i = 0)	0	0
	If time Note 2: Timer Note 3: Timer	r's overflow is selected, this B0.			

Figure 1.53. Configuration of timer Bi mode register in event counter mode

(3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.30.) Figure 1.54 shows the configuration of timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.55 shows the operation timing when measuring a pulse period. Figure 1.56 shows the operation timing when measuring a pulse period.

Item	Specification		
Count source	f1, f8, f32, fc32		
Count operation	• Up count		
	Counter value "000016" is transferred to reload register at measurement		
	pulse's effective edge and the timer continues counting		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)		
	When an overflow occurs. (Simultaneously, the timer Bi overflow flag		
	changes to "1". The timer Bi overflow flag changes to "0" when the count		
	start flag is "1" and a value is written to the timer Bi mode register.)		
TBilN pin function	Measurement pulse input		
Read from time	When timer Bi register is read, it indicates the reload register's content		
	(measurement result) (Note 2)		
Write to timer	Cannot be written to		

Table 1.30.	Timer specifications in	n pulse period/pulse wi	dth measurement mode
-------------	-------------------------	-------------------------	----------------------

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting. Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.




Figure 1.54. Configuration of timer Bi mode register in pulse period/pulse width measurement mode




Figure 1.55. Operation timing when measuring a pulse period





Figure 1.56. Operation timing when measuring a pulse width

Serial I/O

Serial I/O is configured as two channels: UART0 and UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.57 shows a block diagram of UART0 and UART1. Figure 1.58 shows a block diagram of the transmit/receive unit.

UARTi (i = 0, 1) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016 and 03A816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0 and UART1 have almost the same functions. Figure 1.59 through 61 show configuration of UARTi-related registers.






Figure 1.58. Block diagram of transmit/receive unit




Figure 1.59. Configuration of serial I/O-related registers (1)

7 b6 b5 b4 b3 b2 b1 b0		Symbol Addre: MR (i=0,1) 03A016, 03	3A816 0016		
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	RV
	SMD0 SMD1	Serial I/O mode select bit	Must be fixed to 001	^{b2 b1 b0} 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	00
	SMD1		0 1 0 : Inhibited 0 1 1 : Inhibited 1 1 1 : Inhibited	1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited 0 1 1 : Inhibited	
	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	1 1 1 : Inhibited 0 : Internal clock 1 : External clock	0
	STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	00
	PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	00
l	PRYE	Parity enable bit	Invalid	0 : Parity disabled 1 : Parity enabled	0
	SLEP	Sleep select bit	Must always be "0"	0 : Sleep mode deselected 1 : Sleep mode selected	00
] : Uid Bit	Symbol Addres C0 (i=0,1) 03A416, 03	BAC16 0816 Function	Function	R
] : Uid Bit	Symbol Addres	BAC16 0816 Function (During clock synchronous		R
	Bit symbol CLK0	Symbol Addres C0 (i=0,1) 03A416, 03	BAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 0 : f1 is selected 0 1 : f8 is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected	R
	Bit symbol	Symbol Addres C0 (i=0,1) 03A416, 03 Bit name BRG count source	BAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 0 : f1 is selected 1 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited	(During UART mode) ^{b1 to} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited	0
	Bit symbol CLK0	Symbol Addres C0 (i=0,1) 03A416, 03 Bit name BRG count source	BAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 1 : RTS function is selected (Note 2)	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	00
	Bit symbol CLK0 CLK1	Symbol Addres C0 (i=0,1) 03A416, 03 Bit name BRG count source select bit CTS/RTS function	BAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 0 : f1 is selected 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1)	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : fs is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : <u>CTS</u> function is selected (Note 1)	
	Bit symbol CLK0 CLK1 CRS	Symbol Addres C0 (i=0,1) 03A416, 03 Bit name BRG count source select bit CTS/RTS function select bit Transmit register empty	AAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f6 is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission	(During UART mode) ^{b1 to} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : <u>CTS</u> function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit	000
	Bit symbol CLK0 CLK1 CRS TXEPT	Symbol Addres C0 (i=0,1) 03A416, 03 Bit name BRG count source select bit CTS/RTS function select bit Transmit register empty flag	BAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 : f1 is selected 0 0 : f1 is selected 1 : f3 is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 0 : CTS/RTS function disabled (P60 and P64 function as 1 : CTS/RTS function enabled	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 1 0 : fs is selected 1 0 : f32 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60 and P64 function as	0 0 0 0
	Bit symbol CLK0 CLK1 CRS TXEPT CRD	Symbol Addres C0 (i=0,1) 03A416, 03 Bit name BRG count source select bit CTS/RTS function select bit Transmit register empty flag CTS/RTS disable bit	BAC16 0816 Function (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 : f8 is selected 1 0 : f32 is selected 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function as programmable I/O port) 0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 1 0 : f3 is selected 1 0 : f3 is selected 1 1 : Inhibited Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : <u>CTS/RTS</u> function enabled 1 : CTS/RTS function disabled (P60 and P64 function as programmable I/O port) 0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel	000000




Figure 1.61. Configuration of serial I/O-related registers (3)

(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.31 lists the specifications of the clock synchronous serial I/O mode. Figure 1.62 shows a configuration of the UARTi transmit/receive mode register.

Table 1.31. Specifications of clock synchronous serial I/O mode

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816 = "0") : fi/ 2(n+1) (Note 1) fi = f1, f8, f32
	• When external clock is selected (bit 3 at addresses 03A016, 03A816 = "1") : Input from CLKi pin (Note 2)
Transmission/reception control	• CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start condition	To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) = "0"
	- When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"
	• Furthermore, if external clock is selected, the following requirements must also be met:
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16) = "0": CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16) = "1": CLKi input level = "L"
Reception start condition	• To start reception, the following requirements must be met:
-	- Receive enable bit (bit 2 at addresses 03A516, 03AD16) = "1"
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) = "0"
	• Furthermore, if external clock is selected, the following requirements must also be met:
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16) = "0": CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16) = "1": CLKi input level = "L"
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bit (bits 0, 1 at address 03B016) = "0":
5	Interrupts requested when data transfer from UARTi transfer buffer register
	to UARTi transmit register is completed
	- Transmit interrupt cause select bit (bits 0, 1 at address 03B016) = "1":
	Interrupts requested when data transmission from UARTi transfer register is completed
	• When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
Select function	Polarity selection
Coloci lanoton	Whether transmit data is output/input at the rising edge or falling edge of the
	transfer clock can be selected
	LSB first/MSB first selection
	Whether transmission/reception begins with bit 0 or bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled simultaneously by a read from the receive buffer register
	Transfer clock output from multiple pins selection (Note 4)
	UART1 transfer clock can be chosen by software to be output from one of the two pins set
	• Separate CTS/RTS pins (Note 4)
	UART0's CTS and RTS pins each can be assigned to separate pins

Note 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.

Note 2: Maximum 5 Mbps.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

Note 4: The transfer clock output from multiple pins and the separate CTS/RTS pins functions cannot be selected simultaneously.




Figure 1.62. Configuration of UARTi transmit/receive mode register in clock synchronous serial I/O mode

Table 1.32 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins and the separate \overline{CTS} / \overline{RTS} pins functions are not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Pin name	Function	Method of selection
TxDi	Serial data output	
(P63, P67)		(Outputs dummy data when performing reception only)
RxDi	Serial data input	Port P62 and P66 direction register (bits 2 and 6 at address 03EE16) = "0"
(P62, P66)		(Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "0"
(P61, P65)	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "1"
		Port P61 and P65 direction register (bits 1 and 5 at address 03EE16) = "0"
CTSi/RTSi	CTS input	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16) = "0"
(P60, P64)		$\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16) = "0"
		Port P60 and P64 direction register (bits 0 and 4 at address 03EE16) = "0"
	RTS output	TTS/RTS disable bit (bit 4 at address 03A416, 03AC16) = "0"
		CTS/RTS function select bit (bit 2 at address 03A416, 03AC16) = "1"
	Programmable I/O port	TTS/RTS disable bit (bit 4 at address 03A416, 03AC16) = "1"

Table 1.32. Input/output pin functions in clock synchronous serial I/O mode

(When transfer clock output from multiple pins and separate CTS/RTS pins functions are not selected)




Figure 1.63. Typical transmit/receive timings in clock synchronous serial I/O mode

(a) Polarity select function

As shown in Figure 1.64, the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16) allows selection of the polarity of the transfer clock.




Figure 1. 64. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 1.65, when the transfer format select bit (bit 7 at addresses 03A416, 03AC16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




Figure 1. 65. Transfer format

(c) Transfer clock output from multiple pins function

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 1.66.) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$ function cannot be used.




Figure 1. 66. The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016) is set to "1", the unit is placed in the continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(e) Separate CTS/RTS pins function

This function works the same way as in the clock asynchronous serial I/O (UART) mode. The method of setting and the input/output pin functions are both the same, so refer to select function in the next section, "(2) Clock asynchronous serial I/O (UART) mode." Note that this function is <u>invalid</u> if the transfer clock output from the multiple pins function is selected.

(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 1.33 lists the specifications of the UART mode. Figure 1.67 shows the configuration of the UART transmit/receive mode register.

Table 1.33. Specifications of UART Mode

ltem	Specification
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
	Start bit: 1 bit
	 Parity bit: Odd, even, or nothing as selected
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816 = "0") :
	fi/16 (n+1) (Note 1) fi = f1, f8, f32
	• When external clock is selected (bit 3 at addresses 03A016, 03A816="1") :
	fEXT/16 (n+1) (Note 1) (Note 2)
Transmission/reception control	• CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start condition	• To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) = "0"
	- When \overline{CTS} function selected, \overline{CTS} input level = "L"
Reception start condition	• To start reception, the following requirements must be met:
	- Receive enable bit (bit 2 at addresses 03A516, 03AD16) = "1"
	- Start bit detection
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bits (bits 0,1 at address 03B016) = "0":
	Interrupts requested when data transfer from UARTi transfer buffer register
	to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0, 1 at address 03B016) = "1": Interrupts
	requested when data transmission from UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	Separate CTS/RTS pins
	UART0's $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ pins can each be assigned to separate pins
	Sleep mode selection
	This mode is used to transfer data to and from one of multiple slave microcomputers
Note 1, 'n' denotes the val	e 0016 to FF16 that is set to the UARTi bit rate generator.

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

b7 b6 b5 b4 b3 b2 b1 b0	Symbol UiMR (i=		When reset 0016	
	Bit symbol	Bit name	Function	RW
	SMD0	Serial I/O mode select bit	b2 b1 b0	00
	SMD1		1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	00
· · · · · · · · · · · · · · · · · · ·	SMD2		1 1 0 : Transfer data 9 bits long	00
	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	oc
	STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	00
	PRY	Odd/even parity select bit	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	oc
	PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	oc
L	SLEP	Sleep select bit	0 : Sleep mode deselected 1 : Sleep mode selected	00



Table 1.34 lists the functions of the input/output pins during UART mode. This table shows the pin functions when the separate $\overline{\text{CTS}/\text{RTS}}$ pins function is <u>not selected</u>. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 1.34. Input/output pin functions in UART mode (when separate CTS/RTS pins function is not selected)

Pin name	Function	Method of selection
TxDi	Serial data output	
(P63, P67)		
RxDi	Serial data input	Internal/external clock select bit (bit 2, bit 6 at address 03EE16) = "0"
(P62, P66)		(Can be used as an input port when performing transmission only)
CLKi	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "0"
(P61, P65)	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "1"
CTSi/RTSi	CTS input	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16) = "0"
(P60, P64)		CTS/RTS function select bit (bit 2 at address 03A416, 03AC16) = "0"
		Port P60 and P64 direction register (bits 0 and 4 at address 03EE16) = "0"
	RTS output	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16) = "0"
		CTS/RTS function select bit (bit 2 at address 03A416, 03AC16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16) = "1"




Figure 1.68. Typical transmit timings in UART mode






Figure 1.69. Typical receive timing in UART mode

(a) Separate CTS/RTS pins function

With the separate $\overline{\text{CTS}/\text{RTS}}$ bit (bit 6 at address 03B016) is set to "1", the unit outputs/inputs the $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ signals on different pins. (See Figure 1.70.) This function is valid only for UART0. Note that if this function is selected, the $\overline{\text{CTS}/\text{RTS}}$ function for UART1 cannot be used.





(b) Sleep mode

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 1.35 shows the performance of the A-D converter. Figure 1.71 shows a block diagram of the A-D converter, and Figures 1.72 and 1.73 show configurations of the A-D converter-related registers.

Item	Performance		
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage (Note 1)	0V to AVcc (Vcc)		
Operating clock ϕ AD (Note 2)	VCC = 5V fAD/divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)		
	VCC = 3V divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)		
Resolution	8-bit or 10-bit (selectable)		
Absolute precision	Vcc = 5V • Without sample and hold function		
	±3LSB		
	 With sample and hold function (8-bit resolution) 		
	±2LSB		
	 With sample and hold function (10-bit resolution) 		
	ANo to AN7 input : ±3LSB		
	ANEX0 and ANEX1 input (including mode in which exter		
	nal operation amp is connected) : ±7LSB		
	Vcc = 3V • Without sample and hold function (8-bit resolution)		
	±2LSB		
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,		
	and repeat sweep mode 1		
Analog input pins	8pins (ANo to AN7) + 2pins (ANEX0 and ANEX1)		
A-D conversion	Software trigger		
start condition	A-D conversion starts when the A-D conversion start flag changes to "1"		
	 External trigger (can be retriggered) 		
	A-D conversion starts when the A-D conversion start flag is "1" and the		
	ADTRG/P97 input changes from "H" to "L"		
Conversion speed per pin	Without sample and hold function		
	8-bit resolution: 49 ϕ AD cycles, 10-bit resolution: 59 ϕ AD cycles		
	With sample and hold function		
	8-bit resolution: 28 ϕ AD cycles, 10-bit resolution: 33 ϕ AD cycles		

Table 1.35. Performance of A-D converter

Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the ϕ AD frequency to 250kHz min.

With the sample and hold function, set the ϕ AD frequency to 1MHz min.





Figure 1.71. Block diagram of A-D converter







Figure 1.73. Configuration of A-D converter-related registers (2)

(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 1.36 shows the specifications of one-shot mode. Figure 1.74 shows the configuration of the A-D control register in one-shot mode.

Table 1.36. One-shot mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except
	when external trigger is selected)
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin



(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 1.37 shows the specifications of repeat mode. Figure 1.75 shows the configuration of the A-D control register in repeat mode.

Table 1.37. Repeat mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 1.75. Configuration of A-D conversion register in repeat mode

(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 1.38 shows the specifications of single sweep mode. Figure 1.76 shows the configuration of the A-D control register in single sweep mode.

Item	Specification	
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion	
Start condition	Writing "1" to A-D converter start flag	
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except	
	when external trigger is selected)	
	Writing "0" to A-D conversion start flag	
Interrupt request generation timing	End of A-D conversion	
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)	
Reading of result of A-D converter	Read A-D register corresponding to selected pin	

Table 1.38. Single sweep mode specifications




Figure 1.76. Configuration of A-D conversion register in single sweep mode

(4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 1.39 shows the specifications of repeat sweep mode 0. Figure 1.77 shows the configuration of the A-D control register in repeat sweep mode 0.

Table 1.39.	Repeat sweep mode 0 specifications
-------------	------------------------------------

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 1.77. Configuration of A-D conversion register in repeat sweep mode 0

(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 1.40 shows the specifications of repeat sweep mode 1. Figure 1.78 shows the configuration of the A-D control register in repeat sweep mode 1.

Item	Specification					
Function	Il pins perform repeat sweep A-D conversion, with emphasis on the pin or					
	pins selected by the A-D sweep pin select bit					
	ample : AN0 selected AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, etc					
Start condition	Writing "1" to A-D conversion start flag					
Stop condition	Writing "0" to A-D conversion start flag					
Interrupt request generation timing	None generated					
Input pin	ANo (1 pin), ANo and AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4 pins)					
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)					

Table 1.40. Repeat sweep mode 1 specifications




Figure 1.78. Configuration of A-D conversion register in repeat sweep mode 1

(a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 f AD cycle is achieved with 8-bit resolution and 33 f AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

(b) Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins, ANEX0 and ANEX1, can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0.

When bit 6 of the A-D control register 1 (address 03D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

(c) External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion. When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "1", input via ANo to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.79 is an example of how to connect the pins in external operation amp mode.




Figure 1.79. Example of external op-amp connection mode

D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.


Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

VREF : reference voltage

Table 1.41 lists the performance of the D-A converter. Figure 1.80 shows a block diagram of the D-A converter. Figure 1.81 shows the configuration of the D-A control register.

Table 1.41. Performance of D-A converter

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 channels








Figure 1.81. Configuration of D-A control register

CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 1.82 shows a block diagram of the CRC circuit. Figure 1.83 shows the configuration of CRC-related registers.




Figure 1.82. Block diagram of CRC circuit




Figure 1.83. Configuration of CRC-related registers

Programmable I/O Ports

There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.

Figures 1.84 and 1.85 show the configuration of the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 1.86 shows a configuration of direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P85.

(2) Port registers

Figure 1.87 shows a configuration of port registers.


These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 1.88 shows a configuration of pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

However, in memory expansion mode and microprocessor mode, P0 to P5 operate as the bus and the pull-up control register setting is invalid.






Figure 1.85. Configuration of programmable I/O ports (2)




Figure 1.86. Configuration of direction register




Figure 1.87. Configuration of port register




Figure 1.88. Configuration of pull-up control register

Pin name	Connection			
Ports P0 to P10 (excluding P85)	Specify output mode, and leave these pins open; or specify input mode, and connect to Vss via resistor (pull-down)			
XOUT (Note)	Open			
AVcc, NMI	Connect to Vcc			
AVSS, VREF, BYTE	Connect to Vss			

Table 1.42. Example of connection of unused pins in single-chip mode

Note: With external clock input to XIN pin.

Table 1.43. Example of connection of unused pins in memory expansion and microprocessor mode

Pin name	Connection
Ports P6 to P10 (excluding P85)	Specify output mode, and leave these pins open; or specify input mode, and connect to Vss via resistor (pull-down)
BHE, ALE, HLDA, Xout (Note), BCLK	Open
HOLD, RDY	Connect via resistor to Vcc (pull-up)
AVcc, NMI	Connect to Vcc
AVSS, VREF	Connect to Vss

Note: With external clock input to XIN pin.




Figure 1.89. Example of connection of unused pins

Items to be submitted when ordering masked ROM version

Please submit the following when ordering masked ROM products:

- (1) Mask ROM confirmation form
- (2) Mark specification sheet
- (3) ROM data : EPROM (3 sets)

Items to be submitted when ordering data to be written to ROM

Please submit the following when ordering data to be written to one-time PROM products at the factory:

- (1) ROM writing order form
- (2) Mark specification sheet
- (3) ROM data : EPROM (3 sets)

Table 1.44. Absolute	maximum ratings
----------------------	-----------------

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage		-0.3 to 7	V
AVcc	Analog supply voltage		-0.3 to 7	V
VI	Input voltage RESET, CNVss, BYTE P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, VREF, XIN		-0.3 to Vcc + 0.3 (Note 1)	v
Vo	Output voltage P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86,P87, P90 to P97, P100 to P107, XOUT		-0.3 to Vcc + 0.3	v
Pd	Power dissipation	Ta=25 °C	300	mW
Topr	Operating ambient temperature		-40 to 85	°C
Tstg	Storage temperature		-65 to 150	Ĵ

Note 1: When writting to EPROM, only CNVss is -0.3 to 13 (V).

Table 1.45. Recommended operating conditions (referenced to Vcc = 2.7V to 5V at Ta = -40 to
 85° C unless otherwise specified)

Symbol	Parameter			Unit			
			Min	Тур.	Max.	Unit	
Vcc	Supply voltage		2.7	5.0	5.5	V	
AVcc	Analog supply vo	oltage			Vcc		V
Vss	Supply voltage				0		V
AVss	Analog supply vo	oltage			0		V
Viн	HIGH input voltage	P31 to P37, P40 to P47, P50 P70 to P77, P80 to P87, P90 XIN, RESET, CNVss, BYTE	to P97, P100 to P107,	0.8Vcc		Vcc	V
Vih	HIGH input voltage	P00 to P07, P10 to P17, P20 (during single-chip mode)	o to P27, P30	0.8Vcc		Vcc	V
Vih	HIGH input voltage	P00 to P07, P10 to P17, P20 (during memory expansion	to P27, P30 and microprocessor modes)	0.5Vcc		Vcc	V
V _{IL}	LOW input voltage	P31 to P37, P40 to P47, P50 P70 to P77, P80 to P87, P90 XIN, RESET, CNVss, BYTE	0		0.2Vcc	V	
V _{IL}	LOW input voltage	P00 to P07, P10 to P17, P20 (during single-chip mode)	P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode)			0.2Vcc	V
V _{IL}	LOW input voltage	P00 to P07, P10 to P17, P20 to P27, P30 (during memory expansion and microprocessor modes)		0		0.16Vcc	V
I _{OH (peak)}	HIGH peak output current	P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P70 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107				-10.0	mA
I _{OH (avg)}	HIGH average output current	P40 to P47, P50 to P57, P60	P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P70 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107			-5.0	mA
I _{OL (peak)}	LOW peak output current	P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P70 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107				10.0	mA
I _{OL (avg)}	LOW average output current	P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P70 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107				5.0	mA
	Main clock input oscillation frequency Vcc =4.0V to 5.5V		Vcc =4.0V to 5.5V			10	MHz
f (Xin)			Vcc = 2.7V to 5.5V (with wait)			7	MHz
f (Xcin)	Subclock oscillat	tion frequency			32.768	50	kHz

Note 1: The mean output current is the mean value within 100ms.

Note 2: The total IoL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IoH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max.

VCC = 5V

Standard Symbol Parameter Measuring condition Unit Min. Typ. Max. HIGH output P00 to P07,P10 to P17,P20 to P27, voltage P30 to P37, P40 to P47, P50 to P57, Vон 3.0 V IOH = -5mAP60 to P67, P70 to P77, P80 to P84, P86,P87,P90 to P97,P100 to P107 HIGH output P00 to P07,P10 to P17,P20 to P27, Vон Іон = -200µА 4.7 V voltage P30 to P37, P40 to P47, P50 to P57 Іон = –1mA 3.0 HIGHPOWER HIGH output Vон Xout V voltage LOWPOWER Іон = -0.5mA 3.0 LOW output P00 to P07, P10 to P17, P20 to P27, voltage P30 to P37, P40 to P47, P50 to P57, Vol Io∟ = 5mA V 2.0 P60 to P67, P70 to P77, P80 to P84, P86,P87,P90 to P97,P100 to P107 LOW output P00 to P07,P10 to P17,P20 to P27, Vol IoL = 200µA 0.45 V voltage P30 to P37, P40 to P47, P50 to P53 IOL = 1mAHIGHPOWER 2.0 LOW output V Vol Xout voltage IOL = 0.5mA2.0 LOWPOWER Hysteresis HOLD, RDY, TA0IN to TA4IN, TB0IN to TB2IN, INTo to INT2, VT+-VT-0.2 0.8 V ADTRG, CTS0, CTS1, CLK0, CLK1 VT+-VT-RESET 0.2 1.8 V Hysteresis VT+-VT-Hysteresis XIN 0.2 0.8 V **HIGH** input P00 to P07,P10 to P17,P20 to P27, current P30 to P37, P40 to P47, P50 to P57, μA Iн VI = 5V5.0 P60 to P67, P70 to P77, P80 to P87, P90 to P97,P100 to P107, XIN. RESET. CNVss. BYTE P00 to P07,P10 to P17,P20 to P27, LOW input current P30 to P37, P40 to P47, P50 to P57, -In-P60 to P67, P70 to P77, P80 to P87, VI = 0V-5.0μA P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE VRAM 2.0 V RAM retention voltage When clock is stopped $f(X_{IN}) = 10MHz$ Square wave, 19.0 38.0 mΑ no division When reset in single-chip $f(X_{IN}) = 10MHz$ mode, the Square wave, 4.2 mΑ Icc Power supply current division by 8 output-only f(XCIN) = 32kHzpins are open When a WAIT and other 4.0 μΑ instruction is

Table 1.46. Electrical characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN) = 10MHzunless otherwise specified)

pins are Vss

executed

 $Ta = 25^{\circ}C$ when

clock is stopped

 $Ta = 85^{\circ}C$ when

clock is stopped

1.0

20.0

μΑ

VCC = 5V

Table 1.47. A-D conversion characteristics (referenced to Vcc = AVcc = VREF = 5V, Vss = AVss = 0V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

O. make at	Parameter		Measuring condition		Standard			11
Symbol					Min.	Тур.	Max.	Unit
-	Resoluti	on	VREF = VC	Vref = Vcc			10	Bits
-	Absolute	Sample & hold function not available	VREF = VCC	c = 5V			±3	LSB
	accuracy			ANo to AN7 input			±3	LSB
		Sample & hold function available(10bit)	VREF =VCC = 5V	ANEX0, ANEX1 input, External op-amp connection mode			±7	LSB
		Sample & hold function available(8bit)	VREF = VCC	c = 5V			±2	LSB
RLADDER	Ladder resistance		VREF =VCC	:	10		40	kΩ
t CONV	Conversion time(10bit)				3.3			μs
t CONV	Conversion time(8bit)				2.8			μs
t SAMP	Sampling time				0.3			μs
Vref	Reference voltage				2		Vcc	V
Via	Analog input voltage				0		Vref	V

Table 1.48. D-A conversion characteristics (referenced to Vcc = 5V, Vss = AVss = 0V, VREF = 5V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

Symbol	Deremeter	Managering condition	Standard			Unit
Symbol Parameter		Measuring condition	Min.	Тур.	Max.	
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".

The A-D converter's ladder resistance is not included.

Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C unless otherwise specified)

Symbol	Parameter	Stan	dard	Unit
	Falameter	Min.	Max.	Offic
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Table 1.50. External clock input

Table 1.51.	Memorv ex	pansion and	microprocessor modes

Symbol	Deremeter	Stan	dard	Unit
	Parameter	Min.	Max.	
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) X 2} - 45 \text{ [ns]}$$
$$tac2(RD - DB) = \frac{3 \times 10^9}{f(BCLK) X 2} - 45 \text{ [ns]}$$

$$tac3(RD - DB) = \frac{3 \times 10^{\circ}}{f(BCLK) \times 2} - 45$$
 [ns]

Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C unless otherwise specified)

O maked	Deservator	Stan	Standard	ا ا ما ا	
Symbol	Symbol Parameter	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	100		ns	
tw(TAH)	TAin input HIGH pulse width	40		ns	
tw(TAL)	TAin input LOW pulse width	40		ns	

Table 1.53. Timer A input (gating input in timer mode)

		Standard		
Symbol	l Parameter	Min.	Max.	Unit
tc(TA)	TAiin input cycle time	400		ns
tw(TAH)	TAilN input HIGH pulse width	200		ns
tw(TAL)	TAilN input LOW pulse width	200		ns

Table 1.54. Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter	Star	Standard	Linit
	Farameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAil input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.55. Timer A input (external trigger input in pulse width modulation mode)

Symbol	Deremeter	Stan	dard	Linit
	Parameter	Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.56. Timer A input (up/down input in event counter mode)

Ourseland	Deservator	Star	dard	1.1.4.14
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C unless otherwise specified)

Symbol	Deremeter	Stan	dard	الم ال
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 1.57. Timer B input (counter input in event counter mode)

Table 1.58. Timer B input (pulse period measurement mode)

Symbol	Parameter	Star	Standard	Unit
Symbol	Symbol Falameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.59. Timer B input (pulse width measurement mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	YIIDOI Falailletei	Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBiln input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.60. A-D trigger input

Symbol	Parameter	Stan	dard	Unit
	i arameter	Min.	Max.	Onit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 1.61. Serial I/O

Symbol	Parameter	Star	Unit	
Symbol	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.62. External interrupt INTi inputs

Symbol	Parameter	Star	Idard	Unit
	Falameter		Max.	Offic
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns

Switching characteristics (referenced to Vcc = 5V, Vss = 0V at $Ta = 25^{\circ}C$, CM15 = "1" unless otherwise specified)

	Description	Measuring condition	Stan	1.1	
Symbol	Parameter	measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t h(RD-AD)	Address output hold time (RD standard)		0		ns
t h(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time	-		25	ns
t h(BCLK-ALE)	ALE signal output hold time	Figure 1.90	- 4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
t h(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)	-		40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)	1	4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(WR-DB)	Data output hold time (WR standard) (Note 2)		0		ns

Table 1.63.	Memory	expansion	mode and	microprocessor	mode (no wait)
-------------	--------	-----------	----------	----------------	----------------


Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK) X 2} - 40$$
 [ns]

= 6.7ns.

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VOL = 0.2VCC, C = 30pF, R = 1kW, hold time of output "L" level is $t = -30pF X 1kW X \ln (1 - 0.2VCC / VCC)$



Switching characteristics (referenced to Vcc = 5V, Vss = 0V at $Ta = 25^{\circ}C$, CM15 = "1" unless otherwise specified)


		Measuring condition	Stan		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)	_	4		ns
t h(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time	_		25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time	Figure 1.90	- 4		ns
td(BCLK-RD)	RD signal output delay time	Ŭ		25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns
th(WR-DB)	Data output hold time (WR standard) (Note 2)		0		ns

Table 1.64. Memory expansion mode and microprocessor mode (with wait, accessing external memory)

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 40$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VOL = 0.2VCC, C = 30pF, R = 1kW, hold time of output "L" level is $t = - 30pF X 1kW X \ln (1 - 0.2VCC / VCC)$ = 6.7ns.



$$VCC = 5V$$

Switching characteristics (referenced to Vcc = 5V, Vss = 0V at $Ta = 25^{\circ}C$, CM15 = "1" unless otherwise specified)

0		Measuring condition	Standard		
Symbol	Parameter	measuring condition	Min.	Max.	Unit
$t_{d(BCLK-AD)}$	Address output delay time		ns		
th(BCLK-AD)	Address output hold time (BCLK standard)		ns		
th(RD-AD)	Address output hold time (RD standard)		(Note)		ns
t h(WR-AD)	Address output hold time (WR standard)		(Note)		ns
td(BCLK-CS)	Chip select output delay time		ns		
th(BCLK-CS)	Chip select output hold time (BCLK standard)	4 (Note)			ns
th(RD-CS)	Chip select output hold time (RD standard)				ns
th(WR-CS)	Chip select output hold time (WR standard)		(Note)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time	Eiguro 1 00		25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time	Figure 1.90	0		ns
$t_{d(BCLK-DB)}$	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
$t_{d(DB-WR)}$	Data output delay time (WR standard)		(Note)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			25	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns
td(AD-ALE)	ALE signal output delay time (Address standard)		(Note)		ns
th(ALE-AD)	ALE signal output hold time (Adderss standard)		50		ns
td(AD-RD)	Post-address RD signal output delay time		0		ns
td(AD-WR)	Post-address WR signal output delay time		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 1.65. Memory expansion mode and microprocessor mode (with wait, accessing external memory, multiplex bus area selected)

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

$$td(DB - WR) = \frac{10^9 X 3}{f(BCLK) X 2} - 40$$
 [ns]

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

$$td(AD - ALE) = \frac{10^9}{f(BCLK) X 2} - 25$$
 [ns]









Figure 1.90. Port P0 to P10 measurement circuit











Symbol	Parameter			Measuring condition		Standard			انصل
Symbol				measuri		Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07,P10 to P17,P20 to P27, P30 to P37,P40 to P47,P50 to P57, P60 to P67,P70 to P77,P80 to P84, P86,P87,P90 to P97,P100 to P107		Іон = –1mA		2.5			V
Vон	HIGH output	Хоит	HIGHPOWER	Іон = –0.1mA		2.5			V
VOH	voltage	7001	LOWPOWER	Іон = -50µА		2.5			v
Vol	LOW output voltage	P00 to P07,P10 to F P30 to P37,P40 to F P60 to P67,P70 to F P86,P87,P90 to P97	247,P50 to P57, 277,P80 to P84,	IoL = 1mA				0.5	V
Vol	LOW output	Хоит	HIGHPOWER	IoL = 0.1mA				0.5	V
VOL	voltage	X001	LOWPOWER	lo∟ = 50µA				0.5	v
Vt+-Vt-	Hysteresis	SIS HOLD, RDY, TA0IN to TA4IN, TB0IN to TB2IN, INTo to INT2, ADTRG, CTS0, CTS1, CLK0, CLK1				0.2		0.8	V
VT+-VT-	Hysteresis	RESET				0.2		1.8	V
VT+-VT-	Hysteresis	Xin				0.2		0.8	V
Ін	HIGH input current	P00 to P07,P10 to P17,P20 to P27, P30 to P37,P40 to P47,P50 to P57, P60 to P67,P70 to P77,P80 to P87, P90 to P97,P100 to P107, XIN, RESET, CNVss, BYTE		VI = 3V				4.0	μA
lı∟	LOW input current	P00 to P07,P10 to F P30 to P37,P40 to F P60 to P67,P70 to F P90 to P97,P100 to XIN, RESET, CNVs	247,P50 to P57, 77,P80 to P87, P107,	VI = 0V				-4.0	μA
VRAM	RAM retention	on voltage		When clock	is stopped	2.0			V
					f(XIN) = 7MHz Square wave, no division		6.0	15.0	mA
					f(XIN) = 7MHz Square wave, division by 8		1.6		mA
lcc	Power supply current	When reset in single-chip mode, the output-only pins are open and	f(XCIN) = 32kHz When a WAIT instruction is executed. Oscillation capacity High (Note)		2.8		μA		
				other pins are VSS	f(XCIN) = 32kHz When a WAIT instruction is executed. Oscillation capacity Low (Note)		0.9		μA
					Ta=25°C when clock is stopped			1.0	
					Ta=85°C when clock is stopped			20.0	μA

Table 1.66. Electrical characteristics (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C, f(XIN) = 7MHz with wait)

Note: With one timer operated using fc32.

Table 1.67. A-D conversion characteristics (referenced to Vcc = AVcc = VREF = 3V, Vss = AVss = 0V at Ta = 25°C, f(XIN) = 7MHz unless otherwise specified)

Ourseland.	Parameter			S	Unit		
Symbol		Parameter	Measuring condition	Min.	Тур.	Max	Unit
_	Resolution		Vref = Vcc			10	Bits
-	Absolute accuracy	Sample & hold function not available (8 bit)	$V_{\text{REF}} = V_{\text{CC}} = 3V,$ $\phi_{\text{AD}} = f(X_{\text{IN}})/2$			± 2	LSB
RLADDER	Ladder resist	ance	Vref = Vcc	10		40	kΩ
t CONV	Conversion t	ime(8bit)		14.0			μs
Vref	Reference voltage			2.7		Vcc	V
Via	Analog input	voltage		0		Vref	V

Table 1.68. D-A conversion characteristics (referenced to Vcc = 3V, Vss = AVss = 0V, VREF = 3V at Ta = 25°C, f(XIN) = 7MHz unless otherwise specified)

Symbol	Parameter		Standard			ا المال
	Parameter	Measuring condition	Min.	Тур.	Max	Unit
_	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note)			1.0	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".

The A-D converter's ladder resistance is not included.

Timing requirements (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C unless otherwise specified)

Symbol	Deremeter	Star	Linit	
	Parameter	Min.	Max.	Unit
tc	External clock input cycle time	143		ns
tw(H)	External clock input HIGH pulse width	60		ns
tw(L)	External clock input LOW pulse width	60		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns

Table 1.69. External clock input

Table 1.70.	Memorv ex	pansion and	I microprocessor modes	5
	wemory ex	pansion and	a microprocessor modes	5

Symbol	Deremeter	Stan	dard	1.1
	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	80		ns
tsu(RDY-BCLK)	RDY input setup time	60		ns
tsu(HOLD-BCLK)	HOLD input setup time	80		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		100	ns

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 90 \quad [ns]$$
$$tac2(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 90 \quad [ns]$$
$$tac3(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 90 \quad [ns]$$

Timing requirements (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C unless otherwise specified)

Table 1.71.	Timer A input	(counter input	t in event counter mode)	

Symbol	Parameter	Stan	Standard	Unit
Symbol		Min.	Max.	
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 1.72. Timer A input (gating input in timer mode)

Symbol	Parameter	Star	tandard	– Unit
	Falameter	Min.	Max.	
tc(TA)	TAilN input cycle time	600		ns
tw(TAH)	TAiln input HIGH pulse width	300		ns
tw(TAL)	TAilN input LOW pulse width	300		ns

Table 1.73. Timer A input (external trigger input in one-shot timer mode)

Cumhal	Parameter	Star	tandard Max.	Unit
Symbol	Symbol	Min.	Max.	Unit
tc(TA)	TAiın input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAilN input LOW pulse width	150		ns

Table 1.74. Timer A input (external trigger input in pulse width modulation mode)

	Demonster	Standard		L locit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAiln input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.75. Timer A input (up/down input in event counter mode)

Symbol	Parameter	Standard	Unit	
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Timing requirements (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C unless otherwise specified)

Symbol	Deremeter	Star	ndard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns

Table 1.76. Timer B input (counter input in event counter mode)

Table 1.77. Timer B input (pulse period measurement mode)

Symbol	Parameter	Star	ndard	Unit
	Falanetei	Min.	Max.	Offic
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.78. Timer B input (pulse width measurement mode)

Symbol	Parameter	Stan	dard	Unit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.79. A-D trigger input

Symbol	Parameter	Star	Max.	Unit
Cymbol	T dramotor	Min.	Max.	Onic
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 1.80. Serial I/O

Symbol	Parameter	Standard	Unit	
Symbol	i didiliciei	Min.		Offic
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	50		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.81. External interrupt INTi inputs

Symbol	bol Parameter		Standard		
Cymbol			Max.	Unit	
tw(INH)	INTi input HIGH pulse width	380		ns	
tw(INL)	INTi input LOW pulse width	380		ns	

Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C, CM15 = "1" unless otherwise specified)


Ourseland	Demonster	Measuring condition	Stan	1.1		
Symbol	Parameter	meter		Max.	Unit	
$t_{d(BCLK-AD)}$	Address output delay time			60	ns	
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns	
th(RD-AD)	Address output hold time (RD standard)		0		ns	
th(WR-AD)	Address output hold time (WR standard)		0		ns	
td(BCLK-CS)	Chip select output delay time			60	ns	
$t_{h(BCLK-CS)}$	Chip select output hold time (BCLK standard)	_	4		ns	
td(BCLK-ALE)	ALE signal output delay time	Figure 1.90		60	ns	
th(BCLK-ALE)	ALE signal output hold time	putput hold time			ns	
td(BCLK-RD)	RD signal output delay time			60	ns	
th(BCLK-RD)	RD signal output hold time		0		ns	
$t_{d(BCLK-WR)}$	WR signal output delay time			60	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns	
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns	
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns	
th(WR-DB)	Data output hold time (WR standard) (Note 2)		0		ns	

Table 1.82.	Memory expansion a	nd microprocessor mo	des (with no wait)
-------------	--------------------	----------------------	--------------------

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK) \times 2} - 80$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VOL = 0.2VCC, C = 30pF, R = 1kW, hold time of output "L" level is $t = -30pF X 1kW X \ln (1 - 0.2VCC / VCC)$ = 6.7ns.



Switching characteristics (referenced to $V_{CC} = 3V$, $V_{SS} = 0V$ at $Ta = 25^{\circ}C$, CM15 = "1" unless otherwise specified)


O was had	Demonstern	Measuring condition	Stan	1.1 14		
Symbol	Parameter	eter		Max.	Unit	
$t_{d(BCLK-AD)}$	Address output delay time			60	ns	
t h(BCLK-AD)	Address output hold time (BCLK standard)		4		ns	
t h(RD-AD)	Address output hold time (RD standard)		0		ns	
t h(WR-AD)	Address output hold time (WR standard)		0		ns	
td(BCLK-CS)	Chip select output delay time			60	ns	
$t_{h(BCLK-CS)}$	Chip select output hold time (BCLK standard)		4		ns	
$t_{d(BCLK-ALE)}$	ALE signal output delay time			60	ns	
$\mathbf{t}_{h(BCLK-ALE)}$	ALE signal output hold time	Figure 1.90	- 4		ns	
td(BCLK-RD)	RD signal output delay time			60	ns	
th(BCLK-RD)	RD signal output hold time		0		ns	
$t_{d(BCLK-WR)}$	WR signal output delay time			60	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns	
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns	
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns	
th(WR-DB)	Data output hold time (WR standard) (Note 2)		0		ns	

Table 1.83. Memory expansion and microprocessor modes (when accessing external memory area with wait)

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK) \times 2} - 80$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VOL = 0.2VCC, C = 30pF, R = 1kW, hold time of output "L" level is $t = -30pF X 1kW X \ln (1 - 0.2VCC / VCC)$ = 6.7ns.



Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Ta = 25°C, CM15 = "1" unless otherwise specified)

<u> </u>			Star	Idard	
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			60	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t h(RD-AD)	Address output hold time (RD standard)		(Note)		ns
t h(WR-AD)	Address output hold time (WR standard)		(Note)		ns
td(BCLK-CS)	Chip select output delay time			60	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t h(RD-CS)	Chip select output hold time (RD standard)		(Note)		ns
th(WR-CS)	Chip select output hold time (WR standard)		(Note)		ns
td(BCLK-RD)	RD signal output delay time			60	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			60	ns
th(BCLK-WR)	WR signal output hold time	Figure 1.90	0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns
t h(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note)		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time (BCLK standard)			60	ns
t h(BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns
td(AD-ALE)	ALE signal output delay time (Address standard)	1	(Note)		ns
t h(ALE-AD)	ALE signal output hold time(Address standard)]	50		ns
td(AD-RD)	Post-address RD signal output delay time		0		ns
td(AD-WR)	Post-address WR signal output delay time		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 1.84. Memory expansion and microprocessor modes

(when accessing external memory area with wait, and select multiplexed bus)

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]


$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]


th(WR - CS) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 [ns]


$$td(DB - WR) = \frac{10^9 X 3}{f(BCLK) X 2} - 80$$
 [ns]


$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]


$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 60$$
 [ns]












GZZ-SH00-39B <67A1>

MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30600M8-XXXFP/GP MASK ROM CONFIRMATION FORM

Mask ROM number	
-----------------	--



Note : Please complete all items marked %.

		Company		TEL		0 0	Submitted by	Supervisor
*	Customer	name	(()	lance		
10	Customer	Date issued	Date :			lssu sign		

*1. Check sheet


Please specify the name of the product being ordered and the EPROM being supplied.

We require 3 sets of EPROMs per pattern (please mark the box).

Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi.

Microcomputer type No. :	☐ M30600M8	B-XXXFP	□ M	30600M8-XXXGP
Checksum code for tota	I EPROM area :			(hex)
OM type :				

EPROM type :



(1) Write "FF16" to the lined area.

(2) The area from 0000016 to 0000F16 is for storing data on the product type name.

The ASCII code for 'M30600M8-' is shown at right. The data in this table must be written to address 0000016 to 0000F16.

Both address and data are shown in hex.

Address					Address			
0000016	'	Μ	'	= 4D ₁₆	0000816	' —	1	2D16
0000116	-	3	'	= 3316	0000916			FF 16
0000216	-	0	1	= 3016	0000A16			FF 16
0000316	1	6	'	= 3616	0000B16			FF ₁₆
0000416	'	0	'	= 3016	0000C16			FF16
0000516	1	0	1	= 3016	0000D16			FF 16
0000616	'	Μ	'	= 4D ₁₆	0000E16			FF ₁₆
0000716	'	8	'	= 3816	0000F16			FF16

Mask ROM number

GZZ-SH00-39B <67A1>

MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30600M8-XXXFP/GP MASK ROM CONFIRMATION FORM

The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program.

EPROM type	27C101
Code entered in source program	△* = △ \$00000 △ .BYTE△' M30600M8-'

Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet.

% 2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30600M8-XXXFP, submit the 100P6S mark specification sheet. For the M30600M8-XXXGP, submit the 100P6Q mark specification sheet.

% 3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.

(1)	Which kind of XIN-XOUT oscillatio	n circuit is used?	
	Ceramic resonator	Quartz-crystal oscillato	or
	External clock input	Other ()	
	What frequency do you use?		
	f(XIN) = MHz		
(0)	Which kind of Your Yoour equile		
(2)	Which kind of XCIN-XCOUT oscilla		
	Ceramic resonator	Quartz-crystal oscillato	or
	External clock input	Other ()	
	What frequency do you use?		
	f(XCIN) = kHz		
(3)	Which operation mode do you us	e?	
	Single-chip mode	Memory expansion model	de
	Microprocessor mode		

% 4. Special item (Indicate none if there is no specified item)

GZZ-SH00-40B <67A1>

MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30600E8-XXXFP/GP ROM WRITING ORDER FORM

RON		
	Date :	
t I	Section head signature	Supervisor signature
Receipt		

Note : Please complete all items marked%

*	Customer	Company name	TEL	TEL		Submitted by	Supervisor
			()	Issuance signature		
		Date issued	Date :				

* 1. Check sheet

Address 0000016

> 0000F16 0001016 0FFFF16 1000016

1FFFF₁₆

Please specify the name of the product being ordered and the EPROM being supplied.

We require 3 sets of EPROMs per pattern (please mark the box).

Mitsubishi will write to ROM using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi.

Microcomputer type No. :	M30600E8-	D600E8-XXXFP		30600E8-XXXGP
Checksum code for total	EPROM area :			(hex)
EPROM type :				
□ 27C101				

(1) Write "FF16" to the lined area.

Product : Area containing ASCII code for M30600E8

ROM(64K)

(2) The area from 0000016 to 0000F16 is for storing data on the product type name.

The ASCII code for 'M30600E8-' is shown at right. The data in this table must be written to address 0000016 to 0000F16.

Both address and data are shown in hex.

Address			Address	
0000016	' M '	= 4D16	0000816	'-' 2D16
0000116	'3'	= 3316	0000916	FF16
0000216	'0'	= 3016	0000A16	FF ₁₆
0000316	'6'	= 3616	0000B16	FF16
0000416	'0'	= 3016	0000C16	FF16
0000516	'0'	= 3016	0000D16	FF16
0000616	'E'	= 4516	0000E16	FF16
0000716	'8'	= 3816	0000F16	FF ₁₆

ROM number

GZZ-SH00-40B <67A1>

MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30600E8-XXXFP/GP ROM WRITING ORDER FORM

The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program.

EPROM type	27C101
Code entered in source program	* =_ \$00000 BYTE_ 'M30600E8-'

- Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet.
- * 2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30600E8-XXXFP, submit the 100P6S mark specification sheet. For the M30600E8-XXXGP, submit the 100P6Q mark specification sheet.

* 3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.

(1)	Which kind of XIN-XOUT oscillation	n circuit is used?
	Ceramic resonator	Quartz-crystal oscillator
	External clock input	Other ()
	What frequency do you use?	
	f(XIN) = MHz	
(2)	Which kind of XCIN-XCOUT oscillat	ion circuit is used? □ Quartz-crystal oscillator □ Other()
	What frequency do you us?	
	f(XCIN) = kHz	
(3)	Which operation mode do you use Single-chip mode Microprocessor mode	? Memory expansion mode

* 4. Special item (Indicate none if there is no specified item)

