# SIEMENS

# Instruction Set Manual

for the C16x Family of Siemens 16-Bit CMOS Single-Chip Microcontrollers

MICROCONTROLLERS

Instruction Set Manual Version 1.2, 12.97



166 - Famil

#### Version 1.2, 12.97 Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1997. All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

C166 Fam Revision I	•	oller Instruction Set Manual Version 1.2, 12.97	
Previous R	eleases:	Version 1.1, 09.95 03.94	
Page	Subjects		
8	BFLD* cod	e size corrected	
35	ADDCB: sp	pelling corrected	
38	ASHR: "op	eration" corrected	
43, 44	BFLD*: No	te improved, format corrected	
51	CALLI: "op	eration" corrected	
67	EINIT: Syn	tax corrected	
75	JBC: Cond	ition flags corrected	
77	JMPI: "ope	ration" corrected	
81	JNBS: Cor	dition flags corrected	
86, 87	MUL(U): F	MUL(U): Flag N corrected	
95	PRIOR: "O	PRIOR: "Operation" corrected	
104	SCXT: Dat	a Type added	
108	SRVWDT:	Syntax corrected	

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@hl.siemens.de

 $\ge$ 

Tabl	e of Contents	Page
1	Introduction	5
2	Short Instruction Summary.	6
3	Instruction Set Summary	9
4	Instruction Opcodes	21
5	Instruction Description	26
6	Addressing Modes	. 116
7	Instruction State Times	. 123

#### 1 Introduction

The Siemens family of 16-bit microcontrollers offers devices that provide various levels of peripheral performance and programmability. This allows to equip each specific application with the microcontroller that fits best to the required functionality and performance.

Still the Siemens family concept provides an easy path to upgrade existing applications or to climb the next level of performance in order to realize a subsequent more sophisticated design. Two major characteristics enable this upgrade path to save and reuse almost all of the engineering efforts that have been made for previous designs:

- All family members are based on the same basic architecture
- All family members execute the same instructions (except for upgrades for new members)

The fact that all members execute the same instructions (almost) saves knowhow with respect to the understanding of the controller itself and also with respect to the used tools (assembler, disassembler, compiler, etc.).

This instruction set manual provides an easy and direct access to the instructions of the Siemens 16-bit microcontrollers by listing them according to different criteria, and also unloads the technical manuals for the different devices from redundant information.

This manual also describes the different addressing mechanisms and the relation between the logical addresses used in a program and the resulting physical addresses.

There is also information provided to calculate the execution time for specific instructions depending on the used address locations and also specific exceptions to the standard rules.

#### **Description Levels**

In the following sections the instructions are compiled according to different criteria in order to provide different levels of precision:

- Cross Reference Tables summarize all instructions in condensed tables
- The Instruction Set Summary groups the individual instructions into functional groups
- The Opcode Table references the instructions by their hexadecimal opcode
- The Instruction Description describes each instruction in full detail

All instructions listed in this manual are executed by the following devices (new derivatives will be added to this list):

C161V, C161K, C161O, C161RI, C161SI, C161CI, C163, C163F, C164CI, C165, C167, C167CR, C167SR, C167S, C167CS.

A few instructions (ATOMIC and EXTended instructions) have been added for these devices and are not recognized by the following devices:

SAB 80C166, SAB 80C166W, SAB 83C166, SAB 83C166W, SAB 88C166, SAB 88C166W.

These differences are noted for each instruction, where applicable.

#### 2 Short Instruction Summary

The following compressed cross-reference tables quickly identify a specific instruction and provide basic information about it. Two ordering schemes are included:

The first table (two pages) is a compressed cross-reference table that quickly identifies a specific hexadecimal opcode with the respective mnemonic.

The second table lists the instructions by their mnemonic and identifies the addressing modes that may be used with a specific instruction and the instruction length depending on the selected addressing mode. This reference helps to optimize instruction sequences in terms of code size and/ or execution time.

٠	0x	1x	2x	3x	4x	5x	6x	7x
<b>x0</b>	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
<b>x1</b>	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
x2	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
<b>x3</b>	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
<b>x4</b>	ADD	ADDC	SUB	SUBC	-	XOR	AND	OR
x5	ADDB	ADDCB	SUBB	SUBCB	-	XORB	ANDB	ORB
<b>x6</b>	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
x7	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
<b>x8</b>	ADD	ADDC	SUB	SUBC	CMP	XOR	AND	OR
x9	ADDB	ADDCB	SUBB	SUBCB	CMPB	XORB	ANDB	ORB
хA	BFLDL	BFLDH	BCMP	BMOVN	BMOV	BOR	BAND	BXOR
xВ	MUL	MULU	PRIOR	-	DIV	DIVU	DIVL	DIVLU
xC	ROL	ROL	ROR	ROR	SHL	SHL	SHR	SHR
хD	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR
хE	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR
хF	BSET	BSET	BSET	BSET	BSET	BSET	BSET	BSET

- **Note:** Both ordering schemes (hexadecimal opcode and mnemonic) are provided in more detailled lists in the following sections of this manual.
- **Note:** The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices. They are *marked* in the cross-reference table.

	8x	9x	Ax	Bx	Сх	Dx	Ex	Fx
<b>x0</b>	CMPI1	CMPI2	CMPD1	CMPD2	MOVBZ	MOVBS	MOV	MOV
<b>x1</b>	NEG	CPL	NEGB	CPLB	-	AT/EXTR	MOVB	MOVB
x2	CMPI1	CMPI2	CMPD1	CMPD2	MOVBZ	MOVBS	PCALL	MOV
х3	-	-	-	-	-	-	-	MOVB
x4	MOV	MOV	MOVB	MOVB	MOV	MOV	MOVB	MOVB
x5	-	-	DISWDT	EINIT	MOVBZ	MOVBS	-	-
<b>x6</b>	CMPI1	CMPI2	CMPD1	CMPD2	SCXT	SCXT	MOV	MOV
x7	IDLE	PWRDN	SRVWDT	SRST	-	EXTP/S/R	MOVB	MOVB
<b>x8</b>	MOV	MOV	MOV	MOV	MOV	MOV	MOV	-
<b>x9</b>	MOVB	MOVB	MOVB	MOVB	MOVB	MOVB	MOVB	-
хA	JB	JNB	JBC	JNBS	CALLA	CALLS	JMPA	JMPS
xВ	-	TRAP	CALLI	CALLR	RET	RETS	RETP	RETI
xC	-	JMPI	ASHR	ASHR	NOP	EXTP/S/R	PUSH	POP
хD	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR	JMPR
хE	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR	BCLR
хF	BSET	BSET	BSET	BSET	BSET	BSET	BSET	BSET

Mnemonic	Addressing	ModesBytes		Mnemonic	Addressing	ModesBytes		
ADD[B] ADDC[B] AND[B] OR[B] SUB[B]	Rwn Rwn Rwn Rwn	Rwm         1)           [Rwi]         1)           [Rwi+]         1)           #data3         1)	2 2 2 2	CPL[B] NEG[B] DIV DIVL DIVLU	Rwn Rwn	1	)	2
SUBC[B] XOR[B]	reg reg mem	#data16 <sup>2)</sup> mem reg	4 4 4	DIVU MUL MULU	Rwn	Rwm		2
ASHR ROL / ROR SHL / SHR	Rwn Rwn	Rwm #data4	2 2	CMPD1/2 CMPI1/2	Rwn Rwn Rwn	#data4 #data16 mem		2 4 4
BAND BCMP BMOV BMOVN BOR / BXOR	bitaddrZ.z	bitaddrQ.q	4	CMP[B]	Rwn Rwn Rwn Rwn reg reg	Rwm 1 [Rwi] 1 [Rwi+] 1 #data3 1 #data16 2 mem	) ) )	2 2 2 2 2 4 4
BCLR BSET	bitaddrQ.q		2	CALLA JMPA	СС	caddr		4
BFLDH BFLDL	bitoffQ	#mask8 #data8	4	CALLI JMPI	СС	[Rwn]		2
MOV[B]	Rwn Rwn	Rwm <sup>1)</sup> #data4 <sup>1)</sup>	2 2	CALLS JMPS	seg	caddr		4
	Rwn	[Rwm] 1) [Rwm+1 1)	2 2	CALLR	rel			2
	Rwn [Rwm]	[Rwm+] <sup>1)</sup> Rwn <sup>1)</sup>	2	JMPR	CC	rel		2 2 4
	[-Rwm] [Rwn] [Rwn+] [Rwn]	Rwn <sup>1)</sup> [Rwm] [Rwm] [Rwm+]	22222	JB JBC JNB JNBS	bitaddrQ.q	rel		4
		#data16 <sup>2)</sup>		PCALL	reg	caddr		4
	reg Rwn [Rwm+#d16]	[Rwm+#d16] <sup>1)</sup> Rwn <sup>1)</sup>	4 4 4	POP PUSH RETP	reg			2
	[Rwn] mem	mem [Rwn]	4 4	SCXT	reg reg	#data16 mem		4 4
	reg mem	mem reg	4 4	PRIOR	Rwn	Rwm		2
MOVBS	Rwn	Rbm	2	TRAP	#trap7			2
MOVBZ	reg mem	mem reg	4 4	ATOMIC EXTR	#irang2	3		2 2
EXTS EXTSR	Rwm #seg	#irang2 <sup>3)</sup> #irang2	2 4	EXTP EXTPR	Rwm #pag	#irang2 <sup>3</sup> #irang2	)	2 4
NOP RET RETI RETS	-		2	SRST/IDLE PWRDN SRVWDT DISWDT EINIT	-			4

LINII
 Byte oriented instructions (suffix 'B') use Rb instead of Rw (not with [Rwn]!).
 Byte oriented instructions (suffix 'B') use #data8 instead of #data16.
 The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.

#### 3 Instruction Set Summary

This chapter summarizes the instructions by listing them according to their functional class. This allows to identify the right instruction(s) for a specific required function.

The following notes apply to this summary:

#### **Data Addressing Modes**

Rw:	<ul> <li>Word GPR (R0, R1,, R15)</li> </ul>
Rb:	<ul> <li>Byte GPR (RL0, RH0,, RL7, RH7)</li> </ul>
reg:	<ul> <li>SFR or GPR (in case of a byte operation on an SFR, only the low byte can be accessed via 'reg')</li> </ul>
mem:	<ul> <li>Direct word or byte memory location</li> </ul>
[]:	<ul> <li>Indirect word or byte memory location (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed)</li> </ul>
bitaddr:	<ul> <li>Direct bit in the bit-addressable memory area</li> </ul>
bitoff:	<ul> <li>Direct word in the bit-addressable memory area</li> </ul>
#data:	<ul> <li>Immediate constant (The number of significant bits which can be specified by the user is represented by the respective appendix 'x')</li> </ul>
#mask8:	<ul> <li>Immediate 8-bit mask used for bit-field modifications</li> </ul>

#### Multiply and Divide Operations

The MDL and MDH registers are implicit source and/or destination operands of the multiply and divide instructions.

#### **Branch Target Addressing Modes**

- caddr: Direct 16-bit jump target address (Updates the Instruction Pointer)
   seg: Direct 2-bit segment address (Updates the Code Segment Pointer)
   rel: Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction
- #trap7: Immediate 7-bit trap or interrupt number.

# **Extension Operations**

The EXT\* instructions override the standard DPP addressing scheme:

- #pag10: Immediate 10-bit page address.
- #seg8: Immediate 8-bit segment address.

Note: The EXTended instructions are not available in the SAB 8XC166(W) devices.

#### **Branch Condition Codes**

cc:

Symbolically specifiable condition codes

cc UC	_	Unconditional
cc Z		Zero
cc NZ		Not Zero
cc V		Overflow
cc NV	_	No Overflow
cc N	_	Negative
cc_NN		Not Negative
cc_C		Carry
cc_NC	_	No Carry
cc_EQ	_	Equal
cc_NE	_	Not Equal
cc_ULT	_	Unsigned Less Than
cc_ULE	_	Unsigned Less Than or Equal
cc_UGE	_	Unsigned Greater Than or Equal
cc_UGT	_	Unsigned Greater Than
cc_SLE	_	Signed Less Than or Equal
cc_SGE	_	Signed Greater Than or Equal
cc_SGT	_	Signed Greater Than
cc_NET	-	Not Equal and Not End-of-Table

# Instruction Set Summary

Mnemonic Description Bytes	Mnemonic	Description	Bytes
----------------------------	----------	-------------	-------

# **Arithmetic Operations**

ADD	Rw, Rw	Add direct word GPR to direct GPR	2
ADD	Rw, [Rw]	Add indirect word memory to direct GPR	2
ADD	Rw, [Rw +]	Add indirect word memory to direct GPR and post- increment source pointer by 2	2
ADD	Rw, #data3	Add immediate word data to direct GPR	2
ADD	reg, #data16	Add immediate word data to direct register	4
ADD	reg, mem	Add direct word memory to direct register	4
ADD	mem, reg	Add direct word register to direct memory	4
ADDB	Rb, Rb	Add direct byte GPR to direct GPR	2
ADDB	Rb, [Rw]	Add indirect byte memory to direct GPR	2
ADDB	Rb, [Rw +]	Add indirect byte memory to direct GPR and post-increment source pointer by 1	2
ADDB	Rb, #data3	Add immediate byte data to direct GPR	2
ADDB	reg, #data8	Add immediate byte data to direct register	4
ADDB	reg, mem	Add direct byte memory to direct register	4
ADDB	mem, reg	Add direct byte register to direct memory	4
ADDC	Rw, Rw	Add direct word GPR to direct GPR with Carry	2
ADDC	Rw, [Rw]	Add indirect word memory to direct GPR with Carry	2
ADDC	Rw, [Rw +]	Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2	2
ADDC	Rw, #data3	Add immediate word data to direct GPR with Carry	2
ADDC	reg, #data16	Add immediate word data to direct register with Carry	4
ADDC	reg, mem	Add direct word memory to direct register with Carry	4
ADDC	mem, reg	Add direct word register to direct memory with Carry	4
ADDCB	Rb, Rb	Add direct byte GPR to direct GPR with Carry	2
ADDCB	Rb, [Rw]	Add indirect byte memory to direct GPR with Carry	2
ADDCB	Rb, [Rw +]	Add indirect byte memory to direct GPR with Carry and post-increment source pointer by 1	2
ADDCB	Rb, #data3	Add immediate byte data to direct GPR with Carry	2
ADDCB	reg, #data8	Add immediate byte data to direct register with Carry	4
ADDCB	reg, mem	Add direct byte memory to direct register with Carry	4

Mnemonic	Description	Bytes

# Arithmetic Operations (cont'd)

ADDCB	mem, reg	Add direct byte register to direct memory with Carry	4
SUB	Rw, Rw	Subtract direct word GPR from direct GPR	2
SUB	Rw, [Rw]	Subtract indirect word memory from direct GPR	2
SUB	Rw, [Rw +]	Subtract indirect word memory from direct GPR and post-increment source pointer by 2	2
SUB	Rw, #data3	Subtract immediate word data from direct GPR	2
SUB	reg, #data16	Subtract immediate word data from direct register	4
SUB	reg, mem	Subtract direct word memory from direct register	4
SUB	mem, reg	Subtract direct word register from direct memory	4
SUBB	Rb, Rb	Subtract direct byte GPR from direct GPR	2
SUBB	Rb, [Rw]	Subtract indirect byte memory from direct GPR	2
SUBB	Rb, [Rw +]	Subtract indirect byte memory from direct GPR and post-increment source pointer by 1	2
SUBB	Rb, #data3	Subtract immediate byte data from direct GPR	2
SUBB	reg, #data8	Subtract immediate byte data from direct register	4
SUBB	reg, mem	Subtract direct byte memory from direct register	4
SUBB	mem, reg	Subtract direct byte register from direct memory	4
SUBC	Rw, Rw	Subtract direct word GPR from direct GPR with Carry	2
SUBC	Rw, [Rw]	Subtract indirect word memory from direct GPR with Carry	2
SUBC	Rw, [Rw +]	Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2	2
SUBC	Rw, #data3	Subtract immediate word data from direct GPR with Carry	2
SUBC	reg, #data16	Subtract immediate word data from direct register with Carry	4
SUBC	reg, mem	Subtract direct word memory from direct register with Carry	4
SUBC	mem, reg	Subtract direct word register from direct memory with Carry	4
SUBCB	Rb, Rb	Subtract direct byte GPR from direct GPR with Carry	2
SUBCB	Rb, [Rw]	Subtract indirect byte memory from direct GPR with Carry	2
SUBCB	Rb, [Rw +]	Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1	2
SUBCB	Rb, #data3	Subtract immediate byte data from direct GPR with Carry	2
SUBCB	reg, #data8	Subtract immediate byte data from direct register with Carry	4

Mnemonic Description Byte	Mnemonic	Description	Bytes
---------------------------	----------	-------------	-------

### Arithmetic Operations (cont'd)

SUBCB	reg, mem	Subtract direct byte memory from direct register with Carry	4
SUBCB	mem, reg	Subtract direct byte register from direct memory with Carry	4
MUL	Rw, Rw	Signed multiply direct GPR by direct GPR (16-16-bit)	2
MULU	Rw, Rw	Unsigned multiply direct GPR by direct GPR (16-16-bit)	2
DIV	Rw	Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL	Rw	Signed long divide register MD by direct GPR (32-/16-bit)	2
DIVLU	Rw	Unsigned long divide register MD by direct GPR (32-/16-bit)	2
DIVU	Rw	Unsigned divide register MDL by direct GPR (16-/16-bit)	2
CPL	Rw	Complement direct word GPR	2
CPLB	Rb	Complement direct byte GPR	2
NEG	Rw	Negate direct word GPR	2
NEGB	Rb	Negate direct byte GPR	2

# **Logical Instructions**

AND	Rw, Rw	Bitwise AND direct word GPR with direct GPR	2
AND	Rw, [Rw]	Bitwise AND indirect word memory with direct GPR	2
AND	Rw, [Rw +]	Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2	2
AND	Rw, #data3	Bitwise AND immediate word data with direct GPR	2
AND	reg, #data16	Bitwise AND immediate word data with direct register	4
AND	reg, mem	Bitwise AND direct word memory with direct register	4
AND	mem, reg	Bitwise AND direct word register with direct memory	4
ANDB	Rb, Rb	Bitwise AND direct byte GPR with direct GPR	2
ANDB	Rb, [Rw]	Bitwise AND indirect byte memory with direct GPR	2
ANDB	Rb, [Rw +]	Bitwise AND indirect byte memory with direct GPR and post-increment source pointer by 1	2
ANDB	Rb, #data3	Bitwise AND immediate byte data with direct GPR	2
ANDB	reg, #data8	Bitwise AND immediate byte data with direct register	4
ANDB	reg, mem	Bitwise AND direct byte memory with direct register	4
ANDB	mem, reg	Bitwise AND direct byte register with direct memory	4
-			

Mnemonic	Description	Bytes

# Logical Instructions (cont'd)

OR	Rw, Rw	Bitwise OR direct word GPR with direct GPR	2
OR	Rw, [Rw]	Bitwise OR indirect word memory with direct GPR	2
OR	Rw, [Rw +]	Bitwise OR indirect word memory with direct GPR and post-increment source pointer by 2	2
OR	Rw, #data3	Bitwise OR immediate word data with direct GPR	2
OR	reg, #data16	Bitwise OR immediate word data with direct register	4
OR	reg, mem	Bitwise OR direct word memory with direct register	4
OR	mem, reg	Bitwise OR direct word register with direct memory	4
ORB	Rb, Rb	Bitwise OR direct byte GPR with direct GPR	2
ORB	Rb, [Rw]	Bitwise OR indirect byte memory with direct GPR	2
ORB	Rb, [Rw +]	Bitwise OR indirect byte memory with direct GPR and post-increment source pointer by 1	2
ORB	Rb, #data3	Bitwise OR immediate byte data with direct GPR	2
ORB	reg, #data8	Bitwise OR immediate byte data with direct register	4
ORB	reg, mem	Bitwise OR direct byte memory with direct register	4
ORB	mem, reg	Bitwise OR direct byte register with direct memory	4
XOR	Rw, Rw	Bitwise XOR direct word GPR with direct GPR	2
XOR	Rw, [Rw]	Bitwise XOR indirect word memory with direct GPR	2
XOR	Rw, [Rw +]	Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2	2
XOR	Rw, #data3	Bitwise XOR immediate word data with direct GPR	2
XOR	reg, #data16	Bitwise XOR immediate word data with direct register	4
XOR	reg, mem	Bitwise XOR direct word memory with direct register	4
XOR	mem, reg	Bitwise XOR direct word register with direct memory	4
XORB	Rb, Rb	Bitwise XOR direct byte GPR with direct GPR	2
XORB	Rb, [Rw]	Bitwise XOR indirect byte memory with direct GPR	2
XORB	Rb, [Rw +]	Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1	2
XORB	Rb, #data3	Bitwise XOR immediate byte data with direct GPR	2
XORB	reg, #data8	Bitwise XOR immediate byte data with direct register	4
XORB	reg, mem	Bitwise XOR direct byte memory with direct register	4
XORB	mem, reg	Bitwise XOR direct byte register with direct memory	4

Mnemonic	Description	Bytes

### **Boolean Bit Manipulation Operations**

BCLR	bitaddr	Clear direct bit	2
BSET	bitaddr	Set direct bit	2
BMOV	bitaddr, bitaddr	Move direct bit to direct bit	4
BMOVN	bitaddr, bitaddr	Move negated direct bit to direct bit	4
BAND	bitaddr, bitaddr	AND direct bit with direct bit	4
BOR	bitaddr, bitaddr	OR direct bit with direct bit	4
BXOR	bitaddr, bitaddr	XOR direct bit with direct bit	4
BCMP	bitaddr, bitaddr	Compare direct bit to direct bit	4
BFLDH	bitoff, #mask8, #data8	Bitwise modify masked high byte of bit-addressable direct word memory with immediate data	4
BFLDL	bitoff, #mask8, #data8	Bitwise modify masked low byte of bit-addressable direct word memory with immediate data	4
CMP	Rw, Rw	Compare direct word GPR to direct GPR	2
CMP	Rw, [Rw]	Compare indirect word memory to direct GPR	2
СМР	Rw, [Rw +]	Compare indirect word memory to direct GPR and post-increment source pointer by 2	2
CMP	Rw, #data3	Compare immediate word data to direct GPR	2
CMP	reg, #data16	Compare immediate word data to direct register	4
CMP	reg, mem	Compare direct word memory to direct register	4
СМРВ	Rb, Rb	Compare direct byte GPR to direct GPR	2
СМРВ	Rb, [Rw]	Compare indirect byte memory to direct GPR	2
СМРВ	Rb, [Rw +]	Compare indirect byte memory to direct GPR and post-increment source pointer by 1	2
CMPB	Rb, #data3	Compare immediate byte data to direct GPR	2
СМРВ	reg, #data8	Compare immediate byte data to direct register	4
CMPB	reg, mem	Compare direct byte memory to direct register	4

# **Compare and Loop Control Instructions**

CMPD1	Rw, #data4	Compare immediate word data to direct GPR and decrement GPR by 1	2
CMPD1	Rw, #data16	Compare immediate word data to direct GPR and decrement GPR by 1	4

Mnemonic	Description	Bytes
----------	-------------	-------

### Compare and Loop Control Instructions (cont'd)

CMPD1	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 1	4
CMPD2	Rw, #data4	Compare immediate word data to direct GPR and decrement GPR by 2	2
CMPD2	Rw, #data16	Compare immediate word data to direct GPR and decrement GPR by 2	4
CMPD2	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 2	4
CMPI1	Rw, #data4	Compare immediate word data to direct GPR and increment GPR by 1	2
CMPI1	Rw, #data16	Compare immediate word data to direct GPR and increment GPR by 1	4
CMPI1	Rw, mem	Compare direct word memory to direct GPR and increment GPR by 1	4
CMPI2	Rw, #data4	Compare immediate word data to direct GPR and increment GPR by 2	2
CMPI2	Rw, #data16	Compare immediate word data to direct GPR and increment GPR by 2	4
CMPI2	Rw, mem	Compare direct word memory to direct GPR and increment GPR by 2	4

# **Prioritize Instruction**

PRIOR	Rw, Rw	Determine number of shift cycles to normalize direct	2
		word GPR and store result in direct word GPR	

#### Shift and Rotate Instructions

SHL	Rw, Rw	Shift left direct word GPR; number of shift cycles specified by direct GPR	2
SHL	Rw, #data4	Shift left direct word GPR; number of shift cycles specified by immediate data	2
SHR	Rw, Rw	Shift right direct word GPR; number of shift cycles specified by direct GPR	2

Mnemonic Description	Bytes
----------------------	-------

### Shift and Rotate Instructions (cont'd)

SHR	Rw, #data4	Shift right direct word GPR; number of shift cycles specified by immediate data	2
ROL	Rw, Rw	Rotate left direct word GPR; number of shift cycles specified by direct GPR	2
ROL	Rw, #data4	Rotate left direct word GPR; number of shift cycles specified by immediate data	2
ROR	Rw, Rw	Rotate right direct word GPR; number of shift cycles specified by direct GPR	2
ROR	Rw, #data4	Rotate right direct word GPR; number of shift cycles specified by immediate data	2
ASHR	Rw, Rw	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR	2
ASHR	Rw, #data4	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by immediate data	2

#### Data Movement

MOV	[Rw + #data16], Rw	Move direct word GPR to indirect memory by base plus constant	4
MOV	Rw, [Rw + #data16]	Move indirect word memory by base plus constant to direct GPR	4
MOV	[Rw], [Rw +]	Move indirect word memory to indirect memory and post-increment source pointer by 2	2
MOV	[Rw +], [Rw]	Move indirect word memory to indirect memory and post-increment destination pointer by 2	2
MOV	[Rw], [Rw]	Move indirect word memory to indirect memory	2
MOV	[-Rw], Rw	Pre-decrement destination pointer by 2 and move direct word GPR to indirect memory	2
MOV	[Rw], Rw	Move direct word GPR to indirect memory	2
MOV	Rw, [Rw +]	Move indirect word memory to direct GPR and post-increment source pointer by 2	2
MOV	Rw, [Rw]	Move indirect word memory to direct GPR	2
MOV	reg, #data16	Move immediate word data to direct register	4
MOV	Rw, #data4	Move immediate word data to direct GPR	2
MOV	Rw, Rw	Move direct word GPR to direct GPR	2

Mnemonic	Description	Bytes
		_,

# Data Movement (cont'd)

MOV	[Rw], mem	Move direct word memory to indirect memory	4
MOV	mem, [Rw]	Move indirect word memory to direct memory	4
MOV	reg, mem	Move direct word memory to direct register	4
MOV	mem, reg	Move direct word register to direct memory	4
MOVB	Rb, Rb	Move direct byte GPR to direct GPR	2
MOVB	Rb, #data4	Move immediate byte data to direct GPR	2
MOVB	reg, #data8	Move immediate byte data to direct register	4
MOVB	Rb, [Rw]	Move indirect byte memory to direct GPR	2
MOVB	Rb, [Rw +]	Move indirect byte memory to direct GPR and post-increment source pointer by 1	2
MOVB	[Rw], Rb	Move direct byte GPR to indirect memory	2
MOVB	[-Rw], Rb	Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory	2
MOVB	[Rw], [Rw]	Move indirect byte memory to indirect memory	2
MOVB	[Rw +], [Rw]	Move indirect byte memory to indirect memory and post-increment destination pointer by 1	2
MOVB	[Rw], [Rw +]	Move indirect byte memory to indirect memory and post-increment source pointer by 1	2
MOVB	Rb, [Rw + #data16]	Move indirect byte memory by base plus constant to direct GPR	4
MOVB	[Rw + #data16], Rb	Move direct byte GPR to indirect memory by base plus constant	4
MOVB	[Rw], mem	Move direct byte memory to indirect memory	4
MOVB	mem, [Rw]	Move indirect byte memory to direct memory	4
MOVB	reg, mem	Move direct byte memory to direct register	4
MOVB	mem, reg	Move direct byte register to direct memory	4
MOVBS	Rw, Rb	Move direct byte GPR with sign extension to direct word GPR	2
MOVBS	reg, mem	Move direct byte memory with sign extension to direct word register	4
MOVBS	mem, reg	Move direct byte register with sign extension to direct word memory	4

Mnemonic	Description	Bytes
----------	-------------	-------

# Data Movement (cont'd)

MOVBZ	Rw, Rb	Move direct byte GPR with zero extension to direct word GPR	2
MOVBZ	reg, mem	Move direct byte memory with zero extension to direct word register	4
MOVBZ	mem, reg	Move direct byte register with zero extension to direct word memory	4

# Jump and Call Operations

JMPA	cc, caddr	Jump absolute if condition is met	4
JMPI	cc, [Rw]	Jump indirect if condition is met	2
JMPR	cc, rel	Jump relative if condition is met	2
JMPS	seg, caddr	Jump absolute to a code segment	4
JB	bitaddr, rel	Jump relative if direct bit is set	4
JBC	bitaddr, rel	Jump relative and clear bit if direct bit is set	4
JNB	bitaddr, rel	Jump relative if direct bit is not set	4
JNBS	bitaddr, rel	Jump relative and set bit if direct bit is not set	4
CALLA	cc, caddr	Call absolute subroutine if condition is met	4
CALLI	cc, [Rw]	Call indirect subroutine if condition is met	2
CALLR	rel	Call relative subroutine	2
CALLS	seg, caddr	Call absolute subroutine in any code segment	4
PCALL	reg, caddr	Push direct word register onto system stack and call absolute subroutine	4
TRAP	#trap7	Call interrupt service routine via immediate trap number	2

# System Stack Operations

POP	reg	Pop direct word register from system stack	2
PUSH	reg	Push direct word register onto system stack	2
SCXT	reg, #data16	Push direct word register onto system stack und update register with immediate data	4
SCXT	reg, mem	Push direct word register onto system stack und update register with direct memory	4

Mnemonic	Description	Bytes
		-

## **Return Operations**

RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP reg	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2

# System Control

SRST		Software Reset		4
IDLE		Enter Idle Mode		4
PWRDN		Enter Power Down Mode (supposes NMI-pin being low)		4
SRVWDT		Service Watchdog Timer		4
DISWDT		Disable Watchdog Timer		4
EINIT		Signify End-of-Initialization on RSTOUT-pin		4
ATOMIC	#irang2	Begin ATOMIC sequence	*)	2
EXTR	#irang2	Begin EXTended Register sequence	*)	2
EXTP	Rw, #irang2	Begin EXTended Page sequence	*)	2
EXTP	#pag10, #irang2	Begin EXTended Page sequence	*)	4
EXTPR	Rw, #irang2	Begin EXTended Page and Register sequence	*)	2
EXTPR	#pag10, #irang2	Begin EXTended Page and Register sequence	*)	4
EXTS	Rw, #irang2	Begin EXTended Segment sequence	*)	2
EXTS	#seg8, #irang2	Begin EXTended Segment sequence	*)	4
EXTSR	Rw, #irang2	Begin EXTended Segment and Register sequence	*)	2
EXTSR	#seg8, #irang2	Begin EXTended Segment and Register sequence	*)	4

#### Miscellaneous

NOP Null operation	2
--------------------	---

<sup>\*)</sup> The EXTended instructions are not available in the SAB 8XC166(W) devices.

#### 4 Instruction Opcodes

The following pages list the instructions of the 16-bit microcontrollers ordered by their hexadecimal opcodes. This helps to identify specific instructions when reading executable code, ie. during the debugging phase.

#### **Notes for Opcode Lists**

1) These instructions are encoded by means of additional bits in the operand field of the instruction

х0 <sub>Н</sub> – х7 <sub>Н</sub> :	Rw, #data3	or	Rb, #data3
x8 <sub>H</sub> – xB <sub>H</sub> :	Rw, [Rw]	or	Rb, [Rw]
xC <sub>H</sub> – xF <sub>H</sub> :	Rw, [Rw +]	or	Rb, [Rw +]

For these instructions only the lowest four GPRs, R0 to R3, can be used as indirect address pointers.

2) These instructions are encoded by means of additional bits in the operand field of the instruction

00xx.xxxx <sub>B</sub> :	EXTS	or	ATOMIC
01xx.xxxx <sub>B</sub> :	EXTP		
10xx.xxxx <sub>B</sub> :	EXTSR	or	EXTR
11xx.xxxx <sub>B</sub> :	EXTPR		

The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.

#### Notes on the JMPR Instructions

The condition code to be tested for the JMPR instructions is specified by the opcode. Two mnemonic representation alternatives exist for some of the condition codes.

#### Notes on the BCLR and BSET Instructions

The position of the bit to be set or to be cleared is specified by the opcode. The operand 'bitoff.n' (n = 0 to 15) refers to a particular bit within a bit-addressable word.

#### Notes on the Undefined Opcodes

A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by the CPU.

Hex- code	Num- ber of	Mnemonic	Operands	Hex- code	Num- ber of	Mnemonic	Operands
	Bytes			0.0	Bytes		
00	2	ADD	Rw, Rw	20	2	SUB	Rw, Rw
01	2	ADDB	Rb, Rb	21	2	SUBB	Rb, Rb
02	4	ADD	reg, mem	22	4	SUB	reg, mem
03	4	ADDB	reg, mem	23	4	SUBB	reg, mem
04	4	ADD	mem, reg	24	4	SUB	mem, reg
05	4	ADDB	mem, reg	25	4	SUBB	mem, reg
06	4	ADD	reg, #data16	26	4	SUB	reg, #data16
07	4	ADDB	reg, #data8	27	4	SUBB	reg, #data8
08	2	ADD	Rw, [Rw +] or	28	2	SUB	Rw, [Rw +] or
			Rw, [Rw] or Rw, #data3 <sup>1)</sup>				Rw, [Rw] or Rw, #data3 <sup>1)</sup>
09	2	ADDB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>	29	2	SUBB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>
0A	4	BFLDL	bitoff, #mask8, #data8	2A	4	BCMP	bitaddr, bitaddr
0B	2	MUL	Rw, Rw	2B	2	PRIOR	Rw, Rw
0C	2	ROL	Rw, Rw	2C	2	ROR	Rw, Rw
0D	2	JMPR	cc_UC, rel	2D	2	JMPR	cc_EQ, rel or cc_Z, rel
0E	2	BCLR	bitoff.0	2E	2	BCLR	bitoff.2
0F	2	BSET	bitoff.0	2F	2	BSET	bitoff.2
10	2	ADDC	Rw, Rw	30	2	SUBC	Rw, Rw
11	2	ADDCB	Rb, Rb	31	2	SUBCB	Rb, Rb
12	4	ADDC	reg, mem	32	4	SUBC	reg, mem
13	4	ADDCB	reg, mem	33	4	SUBCB	reg, mem
14	4	ADDC	mem, reg	34	4	SUBC	mem, reg
15	4	ADDCB	mem, reg	35	4	SUBCB	mem, reg
16	4	ADDC	reg, #data16	36	4	SUBC	reg, #data16
17	4	ADDCB	reg, #data8	37	4	SUBCB	reg, #data8
18	2	ADDC	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 <sup>1)</sup>	38	2	SUBC	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 <sup>1)</sup>
19	2	ADDCB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>	39	2	SUBCB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>
1A	4	BFLDH	bitoff, #mask8, #data8	ЗA	4	BMOVN	bitaddr, bitaddr
1B	2	MULU	Rw, Rw	3B	-	-	-
1C	2	ROL	Rw, #data4	3C	2	ROR	Rw, #data4
1D	2	JMPR	cc_NET, rel	3D	2	JMPR	cc_NE, rel or
							cc_NZ, rel
1E	2	BCLR	bitoff.1	3E	2	BCLR	bitoff.3
1F	2	BSET	bitoff.1	3F	2	BSET	bitoff.3

Hex- code	Num- ber of	Mnemonic	Operands		Hex- code	Num- ber of	Mnemonic	Operands
40	Bytes	0145			0.0	Bytes		
40	2	CMP	Rw, Rw		60	2	AND	Rw, Rw
41	2	CMPB	Rb, Rb		61	2	ANDB	Rb, Rb
42	4	CMP	reg, mem		62	4	AND	reg, mem
43	4	CMPB	reg, mem		63	4	ANDB	reg, mem
44	-	-	-		64	4	AND	mem, reg
45	-	-	-		65	4	ANDB	mem, reg
46	4	CMP	reg, #data16		66	4	AND	reg, #data16
47	4	СМРВ	reg, #data8		67	4	ANDB	reg, #data8
48	2	CMP	Rw, [Rw +] or		68	2	AND	Rw, [Rw +] or
			Rw, [Rw] or Rw, #data3 <sup>1)</sup>					Rw, [Rw] or Rw, #data3 <sup>1)</sup>
49	2	СМРВ	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>		69	2	ANDB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>
4A	4	BMOV	bitaddr, bitaddr		6A	4	BAND	bitaddr, bitaddr
4B	2	DIV	Rw		6B	2	DIVL	Rw
4C	2	SHL	Rw, Rw		6C	2	SHR	Rw, Rw
4D	2	JMPR	cc_V, rel		6D	2	JMPR	cc_N, rel
4E	2	BCLR	bitoff.4		6E	2	BCLR	bitoff.6
4L 4F	2	BSET	bitoff.4		6F	2	BSET	bitoff.6
50	2	XOR	Rw, Rw		70	2	OR	Rw, Rw
50 51	2	XORB	Rb, Rb		70	2	ORB	Rb, Rb
52	4	XOR	-		72	4	OR	
52 53	4	XORB	reg, mem		73	4	ORB	reg, mem
53 54		XOR	reg, mem			4	OR	reg, mem
	4		mem, reg		74			mem, reg
55	4	XORB	mem, reg		75	4	ORB	mem, reg
56	4	XOR	reg, #data16		76	4	OR	reg, #data16
57	4	XORB	reg, #data8		77	4	ORB	reg, #data8
58	2	XOR	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 <sup>1)</sup>		78	2	OR	Rw, [Rw +] or Rw, [Rw] or Rw, #data3 <sup>1)</sup>
59	2	XORB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>		79	2	ORB	Rb, [Rw +] or Rb, [Rw] or Rb, #data3 <sup>1)</sup>
5A	4	BOR	bitaddr, bitaddr		7A	4	BXOR	bitaddr, bitaddr
5B	2	DIVU	Rw		7B	2	DIVLU	Rw
5C	2	SHL	Rw, #data4		7C	2	SHR	Rw, #data4
5D	2	JMPR	cc_NV, rel		7D	2	JMPR	cc_NN, rel
5E	2	BCLR	bitoff.5		7E	2	BCLR	bitoff.7
5F	2	BSET	bitoff.5		7F	2	BSET	bitoff.7

code	Num- ber of Bytes	Mnemonic	Operands	Hex- code	Num- ber of Bytes	Mnemonic	Operands
80	2	CMPI1	Rw, #data4	A0	2	CMPD1	Rw, #data4
81	2	NEG	Rw	A1	2	NEGB	Rb
82	4	CMPI1	Rw, mem	A2	4	CMPD1	Rw, mem
83	-	-	-	A3	-	-	-
84	4	MOV	[Rw], mem	A4	4	MOVB	[Rw], mem
85	-	-	-	A5	4	DISWDT	
86	4	CMPI1	Rw, #data16	A6	4	CMPD1	Rw, #data16
87	4	IDLE		A7	4	SRVWDT	
	2	MOV	[-Rw], Rw	A8	2	MOV	Rw, [Rw]
	-		[ ],		_		, []
89	2	MOVB	[-Rw], Rb	A9	2	MOVB	Rb, [Rw]
8A	4	JB	bitaddr, rel	AA	4	JBC	bitaddr, rel
8B	-	-	-	AB	2	CALLI	cc, [Rw]
8C	-	-	-	AC	2	ASHR	Rw, Rw
	2	JMPR	cc_C, rel or cc_ULT, rel	AD	2	JMPR	cc_SGT, rel
8E	2	BCLR	bitoff.8	AE	2	BCLR	bitoff.10
	2	BSET	bitoff.8	AF	2	BSET	bitoff.10
	2	CMPI2	Rw, #data4	 B0	2	CMPD2	Rw, #data4
	2	CPL	Rw	B1	2	CPLB	Rb
	2	01 2			2		
92	4	CMPI2	Rw, mem	B2	4	CMPD2	Rw, mem
93	-	-	-	B3	_	-	-
	4	MOV	mem, [Rw]	B4	4	MOVB	mem, [Rw]
05				B5	4	EINIT	
	-		- Duu #data10				Dur Halata 16
	4	CMPI2	Rw, #data16	B6	4	CMPD2	Rw, #data16
97	4	PWRDN		B7	4	SRST	
98	2	MOV	Rw, [Rw+]	B8	2	MOV	[Rw], Rw
99	2	MOVB	Rb, [Rw+]	B9	2	MOVB	[Rw], Rb
9A	4	JNB	bitaddr, rel	ВА	4	JNBS	bitaddr, rel
9B	2	TRAP	#trap7	вв	2	CALLR	rel
	2	JMPI	cc, [Rw]	BC	2	ASHR	Rw, #data4
	-		55, [i (w]		-		
9D	2	JMPR	cc_NC, rel or cc_UGE, rel	BD	2	JMPR	cc_SLE, rel
9E	2	BCLR	bitoff.9	BE	2	BCLR	bitoff.11
9F	2	BSET	bitoff.9	BF	2	BSET	bitoff.11

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Hex- code	Num- ber of Bytes	Mnemonic	Operands	Hex- code	Num- ber of Bytes	Mnemonic	Operands
C2       4       MOVBZ       reg, mem       E2       4       PCALL       reg, caddr         C3       -       -       -       -       -       -       -       -         C4       4       MOV       [Rw+#data16], Rw       E4       4       MOVB       [Rw+#data16], Rb         C5       4       MOVBZ       mem, reg       E5       -       -       -         C6       4       SCXT       reg, #data16       E6       4       MOV       [Rw+#data16], Rb         C7       -       -       -       -       -       -       -       -         C8       2       MOVB       [Rw], [Rw]       E8       2       MOVB       [Rw], [Rw+]         C9       2       MOVB       [Rw], [Rw]       E9       2       MOVB       [Rw], [Rw+]         C4       4       CALLA       cc, addr       EA       4       JMPA       cc, caddr         C8       2       RET       reg       RW       ED       2       JMPR       ccSLT, rel       ED       2       BCLR       bitoff.14         D0       2       MOVBS       Rw, Rb       F0       2       MOV		2	MOVBZ	Rw, Rb	E0		MOV	Rw, #data4
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	C1	-	-	-	E1	2	MOVB	Rb, #data4
C4       4       MOV $[Rw+#data16], Rw       E4       4       MOVB       [Rw+#data16], Rb       Rw         C5       4       MOVBZ       mem, reg       reg, #data16       -       -       -         C6       4       SCXT       reg, #data16       E6       4       MOV       reg, #data16         C7       -       -       -       -       4       MOV       reg, #data8         C8       2       MOV       [Rw], [Rw]       E8       2       MOV       [Rw,ref]         C9       2       MOVB       [Rw], [Rw]       E9       2       MOVB       [Rw,ref]         CA       4       CALLA       cc, addr       EA       4       JMPA       cc, caddr         CB       2       RET       EC       2       PUSH       reg       cc_UGT, rel         CE       2       BCLR       bitoff.12       EE       2       BCLR       bitoff.14         D0       2       MOVBS       Rw, Rb       F0       2       MOVB       Rb, Rb         D1       2       ATOMIC or       #irang2 2i       F1       2       MOVB       Rb, Rb,         D2       4   $	C2	4	MOVBZ	reg, mem	E2	4	PCALL	reg, caddr
C5         4         MOVBZ         mem, reg reg, #data16         E5         -         -         -           C6         4         SCXT         reg, #data16         E6         4         MOV         reg, #data3           C8         2         MOV         [Rw], [Rw]         E8         2         MOV         [Rw], [Rw]           C9         2         MOVB         [Rw], [Rw]         E9         2         MOVB         [Rw], [Rw+]           C4         4         CALLA         cc, addr         EA         4         JMPA         cc, caddr           C8         2         RET	C3	-	-	-	E3	-	-	-
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						4	MOVB	
C7         -         -         -         E7         4         MOVB         reg, #data8           C8         2         MOV         [Rw], [Rw]         E8         2         MOV         [Rw], [Rw]           C9         2         MOVB         [Rw], [Rw]         E9         2         MOVB         [Rw], [Rw]           CA         4         CALLA         cc, addr         EA         4         JMPA         cc, caddr           CB         2         RET         cc_addr         EA         4         JMPA         cc, caddr           CB         2         RET         NOP         EB         2         RETP         reg           CD         2         JMPR         cc_SLT, rel         ED         2         JMPR         cc_UGT, rel           CE         2         BCLR         bitoff.12         EE         2         BCLR         bitoff.14           D0         2         MOVBS         Rw, Rb         F0         2         MOV         Rw, Rw           D1         2         ATOMIC or         #irang2 <sup>2</sup> )         F1         2         MOV         Rw, w           D2         4         MOVBS         reg, mem         F2 <td></td> <td></td> <td></td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td>				-		-	-	-
C8         2         MOV $[Rw], [Rw]$ E8         2         MOV $[Rw], [Rw+]$ C9         2         MOVB $[Rw], [Rw]$ E9         2         MOVB $[Rw], [Rw+]$ CA         4         CALLA         cc, addr         EA         4         JMPA         cc, caddr           CB         2         RET         cc, addr         EA         4         JMPA         cc, caddr           CC         2         NOP         cc_SLT, rel         EB         2         RETP         reg           CE         2         BCLR         bitoff.12         EE         2         BCLR         bitoff.14           D0         2         MOVBS         Rw, Rb         F0         2         MOV         Rw, Rw           D1         2         ATOMIC or         Extra         reg, mem         F2         4         MOV         Rw, Rw           D3         -         -         -         -         -         -         -         -         -         -           D4         4         MOV         Rw, firang2         F5         -         -         -         -         -		4	SCXT	reg, #data16		4		reg, #data16
C92MOVB $[Rw], [Rw]$ E92MOVB $[Rw], [Rw+]$ CA4CALLAcc, addrEA4JMPAcc, caddrCB2RETcc_addrEA4JMPAcc, caddrCD2JMPRcc_SLT, relED2RETPregCD2JMPRcc_SLT, relED2BCLRbitoff.14CF2BCLRbitoff.12EE2BCLRbitoff.14CF2BSETbitoff.12EF2BSETbitoff.14D02MOVBSRw, RbF02MOVRw, RwD12ATOMIC or EXTRFirang2 2)F12MOVRw, RwD24MOVBSreg, memF24MOVReg, memD3D44MOVRw, reg, memF34MOVBRb, RbD54MOVBSmem, regF5D64SCXTreg, memF64MOVmem, regD74EXTP(R), EXTS(R)Zeg8, #irang2F8D82RETSRw, #irang2 2'F3D44CALLSSeg, caddrF44JMPSseg, caddrD82MOVBRw, #irang2 2'F9D44<		-	-	-				reg, #data8
CA4CALLAcc, addrEA4JMPAcc, caddrCB2RETNOPcc_SLT, relEB2RETPregCC2NOPcc_SLT, relED2JMPRcc_UGT, relCE2BCLRbitoff.12EE2BCLRbitoff.14D02MOVBSRw, RbF02MOVRw, RwD12ATOMIC or#irang2 2)F12MOVRw, RwD24MOVBSreg, memF24MOVRb, RbD3F34MOVRb, RbD44MOVRw, #data16]reg, memF5D64SCXTreg, memF64MOVRmm, regD74EXTP(R), #pag10,#irang274MOVmem, regD74CALLSseg, caddrF8D82MOVB[Rw+], [Rw]F9DA4CALLSseg, caddrFA4JMPSseg, caddrDB2MOVBRw, #irang2 2)FB2RETI-DA4CALLSseg, caddrFA4JMPSseg, caddrDA2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15	C8	2	MOV	[Rw], [Rw]	E8	2	MOV	[Rw], [Rw+]
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	C9	2	MOVB	[Rw], [Rw]	E9	2	MOVB	[Rw], [Rw+]
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CA	4	CALLA	cc, addr	EA	4	JMPA	cc, caddr
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	СВ	2	RET		EB	2	RETP	rea
CD2JMPR $cc\_SLT, rel$ ED2JMPR $cc\_UGT, rel$ CE2BCLRbitoff.12EE2BCLRbitoff.14D02MOVBSRw, RbF02MOVRw, RwD12ATOMIC or EXTR#irang2 2)F12MOVBRb, RbD24MOVBSreg, memF24MOVReg, memD3F34MOVBreg, memD44MOVRw, reg reg, memF5D64SCXTreg, memF5D74EXTP(R), EXTR(R)#pag10.#irang2 2)F74MOVBmem, reg mem, regD82MOV RUNB[Rw+], [Rw] seg, caddrF8D44CALLSseg, caddrFA4JMPSseg, caddrD74EXTP(R), EXTS(R)[Rw+], [Rw] seg, caddrF8D82RETS EXTS(R)reg, relFA4JMPSseg, caddrD82RETS EXTS(R)Rw, #irang2 2) regFB2RETI POPregD02JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15								-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				cc_SLT, rel				-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CF	2	BCLR	bitoff.12	FF	2	BCLR	bitoff 14
D02MOVBS ATOMIC or EXTRRw, Rb #irang2 2)F02MOV MOVBRw, Rw Rb, RbD24MOVBS MOVBSreg, mem reg, memF12MOV MOVBRw, Rw Rb, RbD24MOVBS MOVBSreg, mem reg, memF24MOV MOVBreg, mem reg, memD44MOV MOVRw, [Rw + #data16] mem, reg mem, regF5D44MOVBS SCXTreg, mem reg, memF5D64SCXT EXTS(R)reg, mem #pag10,#irang2 2)F5D74EXTP(R), EXTS(R)#pag10,#irang2 #seg8, #irang2 2)F8D82MOV CALLS[Rw+], [Rw] seg, caddrF8D82RETS EXTS(R)Rw, #irang2 2) cc_SGE, relF82RETI POP-D62JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15								
D12ATOMIC or EXTR#irang2 $^{2}$ F12MOVBRb, RbD24MOVBSreg, mem F24MOVreg, mem reg, memD3F34MOVBreg, mem reg, memD44MOVRw, [Rw + #data16] mem, reg D54MOVBSmem, reg reg, memF5D64SCXTreg, mem #pag10,#irang2 2)F5mem, reg mem, regmem, reg mem, reg-D74EXTP(R), EXTS(R)#pag10,#irang2 2)F74MOV MOVBmem, reg mem, regD82MOV CALLS[Rw+], [Rw] seg, caddrF8D82RETS EXTP(R), EXTS(R)Rw, #irang2 $^{2}$ F82RETI POPD82RETS EXTS(R)Rw, #irang2 $^{2}$ F82RETI POPreg-DB2BCLRbitoff.13FE2BCLRbitoff.15								
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			ATOMIC or					
D3 D4F3 Rw, [Rw + #data16]4MOVBreg, mem Rb, [Rw + #data16]D5 D6 D74MOVBS SCXT EXTS(R)mem, reg reg, mem #pag10,#irang2 2)F5 F6D7 D74MOV SCXT EXTS(R)mem, reg reg, mem #pag10,#irang2 2)F74MOV MOVB-D8 D9 D42MOV MOVB[Rw+], [Rw] [Rw+], [Rw] seg, caddrF8 F9 FAD8 D42MOV CALLS[Rw+], [Rw] seg, caddrF8 F9 FAD8 D42RETS EXTS(R)[Rw, #irang2 2) cc_SGE, relF8 F02RET1 POPreg regD8 D52RETS EXTS(R)Rw, #irang2 2) cc_SGE, relF8 F02RET1 POPreg regD6 D52BCLRbitoff.13FE FC2BCLRbitoff.15	D2	4	MOVBS	reg, mem	F2	4	MOV	reg, mem
D44MOV $\mathbb{R}w$ , $[\mathbb{R}w + \#data16]$ mem, reg reg, mem $\mathbb{P}^{7}$ F44MOVB $\mathbb{R}^{5}_{D}$ , $\mathbb{R}w + \#data16]$ - - - - - - mem, reg reg, mem $\mathbb{P}^{7}$ F44MOVB $\mathbb{R}^{5}_{D}$ , $\mathbb{R}w + \#data16]$ - - - - mem, reg mem, reg mem, reg mem, reg $\mathbb{P}^{7}$ F44MOVB $\mathbb{R}^{5}_{D}$ , $\mathbb{R}w + \#data16]$ - - - - - - - - mem, reg mem, regD82MOV $\mathbb{R}W^{2}$ $[\mathbb{R}w+]$ , $[\mathbb{R}w]$ $\mathbb{R}^{2}$ $\mathbb{P}^{8}_{D}$ -	D3	-	-	-	F3	4	MOVB	-
D6 D74SCXT EXTP(R), EXTS(R)reg, mem #pag10,#irang2 $\stackrel{(2)}{_{2}}$ F6 F74MOV MOVBmem, reg mem, regD8 D9 D42MOV MOVB[Rw+], [Rw] [Rw+], [Rw] seg, caddrF8 F9 FAD8 D9 DA2MOV MOVB[Rw+], [Rw] [Rw+], [Rw] seg, caddrF8 F9 FAD8 D42RETS EXTP(R), EXTS(R)Rw, #irang2 2) cc_SGE, relF8 F9 FAD6 D52BCLRbitoff.13FE EXTS(R)2BCLRbitoff.15	D4	4	MOV		F4	4	MOVB	Rb,
D74 $EXTP(R), EXTS(R)$ $\#pag10, \#rang2 \#seg8, \#rang2$ F74MOVBmem, regD82MOV $[Rw+], [Rw] \\ [Rw+], [Rw] \\ DAF8D92MOVB[Rw+], [Rw] \\ [Rw+], [Rw] \\ seg, caddrF8DA4CALLSseg, caddrF9DB2RETS \\ EXTP(R), EXTS(R) \\ DDRw, #irang2 2)FB2RETI POPregDD2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15$	D5	4	MOVBS	mem, reg	F5	-	-	-
EXTS(R)#seg8, #irang2F8D82MOV[Rw+], [Rw]F8D92MOVB[Rw+], [Rw]F9DA4CALLSseg, caddrFA4JMPSseg, caddrDB2RETSseg, caddrFB2RETIDC2RETS(R)Rw, #irang2 $^{2}$ FB2RETIDD2JMPRcc_SGE, relFD2JMPRDE2BCLRbitoff.13FE2BCLRbitoff.15	D6	4	SCXT	reg, mem	F6	4	MOV	mem, reg
D92MOVB CALLS[Rw+], [Rw] seg, caddrF9DA4CALLS[Rw+], [Rw] seg, caddrF9DB2RETS EXTP(R), EXTS(R)Rw, #irang2 2)FB2RETI POPregDD2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15	D7	4	EXTP(R), EXTS(R)	#pag10,#irang2 #seg8, #irang2	F7	4	MOVB	mem, reg
D92MOVB CALLS[Rw+], [Rw] seg, caddrF9D82RETS EXTP(R), EXTS(R)Rw, #irang2 2)FB2RETI POPregDD2BCLRbitoff.13FE2BCLRbitoff.15	D8	2	MOV	[Rw+], [Rw]	F8	-	-	-
DA4CALLSseg, caddrFA4JMPSseg, caddrDB2RETSEXTP(R), EXTS(R)Rw, #irang2 2)FB2RETI POPregDD2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15			-			-	-	-
DC2EXTP(R), EXTS(R)Rw, #irang2 2) cc_SGE, relFC2POPregDD2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15						4	JMPS	seg, caddr
DC2EXTP(R), EXTS(R)Rw, #irang2 2) cc_SGE, relFC2POPregDD2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15	DB	2	RETS		FR	2	RETI	
DD2EXTS(R) JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15				Rw #irang2 2)				rea
DD2JMPRcc_SGE, relFD2JMPRcc_ULE, relDE2BCLRbitoff.13FE2BCLRbitoff.15		2		$\pi$ w, $\pi$ range $\gamma$		2		l
	DD	2	· · ·	cc_SGE, rel	FD	2	JMPR	cc_ULE, rel
	DE	2	BCLR	bitoff.13	FE	2	BCLR	bitoff.15
	DF	2	BSET	bitoff.13	FF	2	BSET	bitoff.15

#### 5 Instruction Description

This chapter describes each instruction in detail. The instructions are ordered alphabetically, and the description contains the following elements:

•Instruction Name• Specifies the mnemonic opcode of the instruction in oversized bold lettering for easy reference. The mnemonics have been chosen with regard to the particular operation which is performed by the specified instruction.

•Syntax• Specifies the mnemonic opcode and the required formal operands of the instruction as used in the following subsection 'Operation'. There are instructions with either none, one, two or three operands, which must be separated from each other by commas:

MNEMONIC {op1 {,op2 {,op3 } } }

The syntax for the actual operands of an instruction depends on the selected addressing mode. All of the addressing modes available are summarized at the end of each single instruction description. In contrast to the syntax for the instructions described in the following, the assembler provides much more flexibility in writing C166 Family programs (e.g. by generic instructions and by automatically selecting appropriate addressing modes whenever possible), and thus it eases the use of the instruction set. For more information about this item please refer to the Assembler manual.

•Operation• This part presents a logical description of the operation performed by an instruction by means of a symbolic formula or a high level language construct.

The following symbols are used to represent data movement, arithmetic or logical operators.

Diadic operations	s:(opX)		operator (opY)
$\leftarrow$	(opY)	is	MOVED into (opX)
+	(opX)	is	ADDED to (opY)
-	(opY)	is	SUBTRACTED from (opX)
*	(opX)	is	MULTIPLIED by (opY)
/	(opX)	is	DIVIDED by (opY)
$\wedge$	(opX)	is	logically <b>AND</b> ed with (opY)
$\vee$	(opX)	is	logically <b>OR</b> ed with (opY)
$\oplus$	(opX)	is	logically EXCLUSIVELY ORed with (opY)
$\Leftrightarrow$	(opX)	is	COMPARED against (opY)
mod	(opX)	is	divided MODULO (opY)

Monadic operations:			operator (opX)
-	(opX)	is	logically COMPLEMENTED

Missing or existing parentheses signify whether the used operand specifies an immediate constant value, an address or a pointer to an address as follows:

орХ	Specifies the immediate constant value of opX
(opX)	Specifies the contents of opX
(opX <sub>n</sub> )	Specifies the contents of bit n of opX
((opX))	Specifies the contents of the contents of opX (ie. opX is used as pointer to the actual operand)

The following operands will also be used in the operational description:

CP	Context Pointer register
CSP	Code Segment Pointer register
IP	Instruction Pointer
MD	Multiply/Divide register (32 bits wide, consists of MDH and MDL)
MDL, MDH	Multiply/Divide Low and High registers (each 16 bit wide )
PSW	Program Status Word register
SP	System Stack Pointer register
SYSCON	System Configuration register
С	Carry condition flag in the PSW register
V	Overflow condition flag in the PSW register
SGTDIS	Segmentation Disable bit in the SYSCON register
count	Temporary variable for an intermediate storage of the number of shift or rotate cycles which remain to complete the shift or rotate operation
tmp	Temporary variable for an intermediate result
0, 1, 2,	Constant values due to the data format of the specified operation

•Data Types• This part specifies the particular data type according to the instruction. Basically, the following data types are possible:

#### BIT, BYTE, WORD, DOUBLEWORD

Except for those instructions which extend byte data to word data, all instructions have only one particular data type. Note that the data types mentioned in this subsection do not consider accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and for those of the branch instructions which do not access any explicitly addressed data.

•**Description**• This part provides a brief verbal description of the action that is executed by the respective instruction.

•Condition Code• This notifies that the respective instruction contains a condition code, so it is executed, if the specified condition is true, and is skipped, if it is false. The table below summarizes the 16 possible condition codes that can be used within Call and Branch instructions. The table shows the mnemonic abbreviations, the test that is executed for a specific condition and the internal representation by a 4-bit number.

Condition Code Mnemonic cc	Test	Description	Condition Code Number c
cc_UC	1 = 1	Unconditional	0 <sub>H</sub>
cc_Z	Z = 1	Zero	2 <sub>H</sub>
cc_NZ	Z = 0	Not zero	3 <sub>H</sub>
cc_V	V = 1	Overflow	4 <sub>H</sub>
cc_NV	V = 0	No overflow	5 <sub>H</sub>
cc_N	N = 1	Negative	6 <sub>H</sub>
cc_NN	N = 0	Not negative	7 <sub>H</sub>
CC_C	C = 1	Carry	8 <sub>H</sub>
cc_NC	C = 0	No carry	9 <sub>H</sub>
cc_EQ	Z = 1	Equal	2 <sub>H</sub>
cc_NE	Z = 0	Not equal	3 <sub>H</sub>
cc_ULT	C = 1	Unsigned less than	8 <sub>H</sub>
cc_ULE	(Z∨C) = 1	Unsigned less than or equal	F <sub>H</sub>
cc_UGE	C = 0	Unsigned greater than or equal	9 <sub>H</sub>
cc_UGT	(Z∨C) = 0	Unsigned greater than	E <sub>H</sub>
cc_SLT	(N⊕V) = 1	Signed less than	C <sub>H</sub>
cc_SLE	$(Z \lor (N \oplus V)) = 1$	Signed less than or equal	B <sub>H</sub>
cc_SGE	(N⊕V) = 0	Signed greater than or equal	D <sub>H</sub>
cc_SGT	$(Z \lor (N \oplus V)) = 0$	Signed greater than	A <sub>H</sub>
cc_NET	(Z∨E) = 0	Not equal AND not end of table	1 <sub>H</sub>

,**\***,

•Condition Flags• This part reflects the state of the N, C, V, Z and E flags in the PSW register which is the state after execution of the corresponding instruction, except if the PSW register itself was specified as the destination operand of that instruction (see Note).

The resulting state of the flags is represented by symbols as follows:

The flag is set due to the following standard rules for the corresponding flag:

- N = 1 : MSB of the result is set
- N = 0 : MSB of the result is not set
- C = 1 : Carry occured during operation
- C = 0 : No Carry occured during operation
- V = 1 : Arithmetic Overflow occured during operation
- V = 0 : No Arithmetic Overflow occured during operation
- Z = 1 : Result equals zero
- Z = 0 : Result does not equal zero
- E = 1 : Source operand represents the lowest negative number (either 8000h for word data or 80h for byte data)
- E = 0 : Source operand does not represent the lowest negative number for the specified data type
- 'S' The flag is set due to rules which deviate from the described standard. For more details see instruction pages (below) or the ALU status flags description.
- '-' The flag is not affected by the operation.
- '0' The flag is cleared by the operation.
- 'NOR' The flag contains the logical NORing of the two specified bit operands.
- 'AND' The flag contains the logical ANDing of the two specified bit operands.
- 'OR' The flag contains the logical ORing of the two specified bit operands.
- 'XOR' The flag contains the logical XORing of the two specified bit operands.
- 'B' The flag contains the original value of the specified bit operand.
- 'B' The flag contains the complemented value of the specified bit operand.

**Note:** If the PSW register was specified as the destination operand of an instruction, the condition flags can not be interpreted as just described, because the PSW register is modified depending on the data format of the instruction as follows:

For word operations, the PSW register is overwritten with the word result. For byte operations, the non-addressed byte is cleared and the addressed byte is overwritten. For bit or bit-field operations on the PSW register, only the specified bits are modified. Supposed that the condition flags were not selected as destination bits, they stay unchanged. This means that they keep the state after execution of the previous instruction.

In any case, if the PSW was the destination operand of an instruction, the PSW flags do NOT represent the condition flags of this instruction as usual.

•Addressing Modes• This part specifies which combinations of different addressing modes are available for the required operands. Mostly, the selected addressing mode combination is specified by the opcode of the corresponding instruction. However, there are some arithmetic and logical instructions where the addressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.

The addressing mode entries are made up of three elements:

Mnemonic Shows an example of what operands the respective instruction will accept.

**Format** This part specifies the format of the instructions as it is represented in the assembler listing. The figure below shows the reference between the instruction format representation of the assembler and the corresponding internal organization of such an instruction format (N = nibble = 4 bits).

The following symbols are used to describe the instruction formats:

00 <sub>H</sub> through FF <sub>I</sub>	H : Instruction Opcodes
0, 1	: Constant Values
:	: Each of the 4 characters immediately following a colon represents a single bit
:ii	: 2-bit short GPR address (Rwi)
SS	: Code segment number (seg). 8-bit for C165/7, 2-bit (:ss) for SAB8xC166
:##	: 2-bit immediate constant (#irang2)
:.###	: 3-bit immediate constant (#data3)
С	: 4-bit condition code specification (cc)
n	: 4-bit short GPR address (Rwn or Rbn)
m	: 4-bit short GPR address (Rwm or Rbm)
q	: 4-bit position of the source bit within the word specified by QQ
Z	: 4-bit position of the destination bit within the word specified by ZZ
#	: 4-bit immediate constant (#data4)
t:tttO	: 7-bit trap number (#trap7)
QQ	: 8-bit word address of the source bit (bitoff)
rr	: 8-bit relative target address word offset (rel)
RR	: 8-bit word address reg
ZZ	: 8-bit word address of the destination bit (bitoff)
##	: 8-bit immediate constant (#data8)
## xx	: 8-bit immediate constant (represented by #data16, byte xx is not significant)
@@	: 8-bit immediate constant (#mask8)
MM MM	: 16-bit address (mem or caddr; low byte, high byte)
## ##	: 16-bit immediate constant (#data16; low byte, high byte)

**Number of Bytes** Specifies the size of an instruction in bytes. All C166 Family instructions consist of either 2 or 4 bytes. Regarding the instruction size, all instructions can be classified as either single word or double word instructions.



Figure 5-1: Instruction Format Representation

# Notes on the ATOMIC and EXTended Instructions

These instructions (ATOMIC, EXTR, EXTP, EXTS, EXTPR, EXTSR) disable standard and PEC interrupts and class A traps during a sequence of the following 1...4 instructions. The length of the sequence is determined by an operand (op1 or op2, depending on the instruction). The EXTended instruction additionally change the addressing mechanism during this sequence (see detailled instruction description).

The ATOMIC and EXTended instructions become active immediately, so no additional NOPs are required. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC and EXTended instructions.

**CAUTION:** When a Class B trap interupts an ATOMIC or EXTended sequence, this sequence is terminated, the interrupt lock is removed and the standard condition is restored, before the trap routine is executed! The remaining instructions of the terminated sequence that are executed after returning from the trap routine will run under standard conditions!

**CAUTION:** Be careful, when using the ATOMIC and EXTended instructions with other system control or branch instructions.

**CAUTION:** Be careful, when using nested ATOMIC and EXTended instructions. There is ONE counter to control the length of such a sequence, ie. issuing an ATOMIC or EXTended instruction within a sequence will reload the counter with value of the new instruction.

**Note:** The ATOMIC and EXTended instructions are not available in the SAB 8XC166(W) devices.

The following pages of this section contain a detailled description of each instruction of the C166 Family in alphabetical order.

# SIEMENS

ADD	Integer Addition <b>ADI</b>										
Syntax	ADD	op1, o	op2								
Operation	$(op1) \leftarrow ($	(op1) ← (op1) + (op2)									
Data Types	WORD	WORD									
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2 and the destination operand specified by op1. The sum is then stored in op1.										
<b>Condition Flags</b>	Е	z	V	С	Ν						
	*	*	*	*	*						
	<ul> <li>E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.</li> <li>Z Set if result equals zero. Cleared otherwise.</li> <li>V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.</li> </ul>										
	C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.										
	N Set if the most significant bit of the result is set. Cleared otherwise.										
Addressing Modes	Mnemonio	<b>C</b>			Form	at	Bytes				
	ADD	Rw <sub>n</sub> ,	Rw <sub>n</sub> , Rw <sub>m</sub>			m	2				
	ADD		Rw <sub>n</sub> , [Rw <sub>i</sub> ]			10ii	2				
	ADD		[Rw <sub>i</sub> +]		08 n:		2				
	ADD		#data3			0### D ## ##	2				
	ADD ADD	•	data16			R ## ## R MANA NANA	4 4				
	ADDreg, mem02 RR MM MMADDmem, reg04 RR MM MM										
		meni,	ieg		04 N		4				

ADDB		Int		ADDB						
Syntax	ADDB	op1, o	op2							
Operation	$(op1) \leftarrow (op1)$	(op1) ← (op1) + (op2)								
Data Types	BYTE	BYTE								
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2 and the destination operand specified by op1. The sum is then stored in op1.									
<b>Condition Flags</b>	Е	z	v	С	Ν					
	*	*	*	*	*	]				
	<ul> <li>E Set if the value of op2 represents the lowest possible negative numb Cleared otherwise. Used to signal the end of a table.</li> <li>Z Set if result equals zero. Cleared otherwise.</li> <li>V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.</li> <li>C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.</li> </ul>									
	N Set if the most significant bit of the result is set. Cleared other									
Addressing Modes	Mnemonio			Form		Bytes				
	ADDB ADDB	Rb <sub>n</sub> , Ph			01 nr 09 n:		2 2			
	ADDB	Rb <sub>n</sub> ,   Rb	[Rw <sub>i</sub> ] [Rw <sub>i</sub> +]		09 n: 09 n:		2			
	ADDB	••	#data3			0###	2			
	ADDB	reg, #data16				R ## xx	4			
	ADDB	reg, mem			03 R	R MM MM	4			
	ADDB	mem, reg			05 R	R MM MM	4			

ADDC	Integer Addition with Carry <b>ADD</b>										
Syntax	ADDC	op1, o	op2								
Operation	$(op1) \leftarrow (op1)$	$(op1) \leftarrow (op1) + (op2) + (C)$									
Data Types	WORD										
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.										
Condition Flags	Е	Z	V	С	Ν	_					
	*	S	*	*	*						
	<ul> <li>E Set if the value of op2 represents the lowest possible negative number Cleared otherwise. Used to signal the end of a table.</li> <li>Z Set if result equals zero and previous Z flag was set. Cleared otherwise.</li> <li>V Set if an arithmetic overflow occurred, ie. the result cannot be repre-</li> </ul>										
	<ul><li>sented in the specified data type. Cleared otherwise.</li><li>C Set if a carry is generated from the most significant bit of the specified</li></ul>										
	data type. Cleared otherwise.										
	N Set if the most significant bit of the result is set. Cleared otherwise.										
Addressing Modes	Mnemonio ADDC	, Rw <sub>n</sub> ,	Rw		10 nr	<b>,</b>					
	ADDC	Rw <sub>n</sub> ,			18 n:						
	ADDC		[Rw <sub>i</sub> +]		18 n:						
	ADDC	Rw <sub>n</sub> ,	#data3		18 n:	0### 2					
	ADDC	reg, #	¢data16		16 R	R ## ## 4					
	ADDC	reg, n	nem			R MM MM 4					
	ADDC mem, reg 14 RR MM MM										

ADDCB	Integer Addition with Carry <b>ADDCB</b>									
Syntax	ADDCB	op1, o	op2							
Operation	$(op1) \leftarrow (op1)$	$(op1) \leftarrow (op1) + (op2) + (C)$								
Data Types	BYTE	BYTE								
Description	Performs a 2's complement binary addition of the source operand speci- fied by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.									
Condition Flags	E	Z	V	С	Ν	_				
	*	S	*	*	*					
	<ul> <li>E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.</li> <li>Z Set if result equals zero and previous Z flag was set Cleared otherwise.</li> <li>V Set if an arithmetic overflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.</li> </ul>									
	<ul><li>C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.</li><li>N Set if the most significant bit of the result is set. Cleared otherwise.</li></ul>									
Addressing Modes	Mnemonic	at	Bytes							
	ADDCB	DCB Rb <sub>n</sub> , Rb <sub>m</sub>			11 nr	m	2			
	ADDCB	Rb <sub>n</sub> , [Rw <sub>i</sub> ]			19 n:		2			
	ADDCB	Rb <sub>n</sub> , [Rw <sub>i</sub> +]			19 n:		2			
	ADDCB ADDCB	Rb <sub>n</sub> , #data3			0### R ## xx	2 4				
	ADDCB	reg, #data16 reg, mem				R MM MM	4			
	ADDCB	mem,				R MM MM	4			
	ADDCB	mem,	, reg		15 R	R MM MM	4			

# SIEMENS

AND	Logical AND ANI									
Syntax	AND	op1, o	op2							
Operation	$(op1) \leftarrow (op1) \land (op2)$									
Data Types	WORD									
Description	Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.									
Condition Flags	E	z	v	С	N	_				
	*	*	0	0	*					
	E Set if the value of op2 represents the lowest possible negative num Cleared otherwise. Used to signal the end of a table.									
	<ul><li>Z Set if result equals zero. Cleared otherwise.</li><li>V Always cleared.</li><li>C Always cleared.</li></ul>									
	N Set if the most significant bit of the result is set. Cleared otherwise.									
Addressing Modes	es Mnemonic Format									
	AND	Rw <sub>n</sub> , Rw <sub>m</sub>			60 nr	n	2			
	AND	Rw <sub>n</sub> , [Rw <sub>i</sub> ]			68 n:	10ii	2			
	AND	Rw <sub>n</sub> , [Rw <sub>i</sub> +]			68 n:	11ii	2			
	AND	Rw <sub>n</sub> ,	#data3	0###	2					
	AND	•	data16			R ## ##	4			
	AND	reg, r				R MM MM	4			
	AND	mem,	, reg		64 R	R MM MM	4			
ANDB		L	ogica	I AND			ANDB			
------------------	------------	-------------------	---------------------	------------	-----------	--------------------------------------	----------------			
Syntax	ANDB	op1, (	op2							
Operation	(op1) ← (	op1) ∧ (	op2)							
Data Types	BYTE									
Description			•			ce operand spec p1. The result is	• •			
Condition Flags	E	Z	v	С	N	_				
	*	*	0	0	*					
			•	•		west possible neg end of a table.	gative number.			
	Z Set if	esult eq	uals zer	o. Cleare	ed otherv	vise.				
	V Alway	s cleare	d.							
	C Alway	s cleare	d.							
	N Set if t	he most	significa	ant bit of	the resu	lt is set. Cleared	otherwise.			
Addressing Modes	Mnemoni	с			Form	nat	Bytes			
	ANDB	Rb <sub>n</sub> ,	Rb <sub>m</sub>		61 nr	n	2			
	ANDB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> ]		69 n:	10ii	2			
	ANDB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> +]		69 n:	.11ii	2			
	ANDB		#data3			:0###	2			
	ANDB	•	data16			R ## xx	4			
	ANDB	reg, r				R MM MM	4			
	ANDB	mem	reg		65 R	R MM MM	4			

# ASHR

#### Arithmetic Shift Right

## **ASHR**

Syntax	ASHR	op1,	op2				
Operation	$\begin{array}{l} (\text{count}) \leftarrow \\ (V) \leftarrow 0 \\ (C) \leftarrow 0 \\ \text{DO WHIL} \\ (V) \leftarrow (C) \\ (C) \leftarrow (o) \\ (op1_n) \leftarrow \\ (\text{count}) \in \\ \text{END WH} \end{array}$	.E (cour ) ∨ (V) p1 <sub>0</sub> ) - (op1 <sub>n+</sub>	1) [n=0	.14]			
Data Types	WORD						
Description	times as s original o zeros if th The Over Carry. Or	specified perand of the origin flow flag nly shift	d in the s op1, the al MSB v g is used values be	ource op most sig vas a 0 o as a Rou etween 0	erand of nificant b or with or unding fl and 15	perand op1 right p2. To preserve bits of the result a nes if the original ag. The LSB is s are allowed. Wh gnificant 4 bits an	the sign of the are filled with MSB was a 1. shifted into the en using a
Condition Flags	E	z	v	С	Ν		
	0	*	S	S	*		
	E Alway	s cleare	d.			-	
	Z Set if	result ec	uals zer	o. Cleare	ed otherv	vise.	
				e shift op t count of		a 1 is shifted out	of the carry
		, ,		cording t nt of zero		st LSB shifted ou	it of op1.
	N Set if t	he mos	t significa	ant bit of	the resu	lt is set. Cleared	otherwise.
Addressing Modes	Mnemoni	с			Form	at	Bytes
	ASHR	Rw <sub>n</sub> ,			AC n		2
	ASHR	Rw <sub>n</sub> ,	#data4		BC #	'n	2

#### Begin ATOMIC Sequence

## ATOMIC

Syntax	ATOMIC	op1					
Operation	(count) ← Disable int DO WHILE Next Instr (count) ← END WHII (count) = 0 Enable inte	errupts E ((cour uction (count _E	and Cla nt) ≠ 0 A :) - 1	iss A trap ND Class		o_condition ≠ T	RUE)
Description	disabled for becomes in Depending sequence executed a cycles or h	or a spe mmedia o on the extend after the old sta	ecified nu ately acti value o s over th e ATOMI tes to be	imber of ive such f op1, the e seque C instruct execute	instruction that no a period nce of the ction. All d are reg	instructions red	AIC instruction s are required. e ATOMIC structions being quiring multiple nstruction in this
Note						efully (see intro the SAB 8XC10	ductory note). 66(W) devices.
Condition Flags	Е	z	v	С	Ν		
	-	-	-	-	-		
	E Not affe Z Not affe V Not affe C Not affe N Not affe	ected. ected. ected.	<u> </u>	<u> </u>	<u> </u>		
Addressing Modes	Mnemonic				Form	at	Bytes
	ATOMIC	#iran	g2		D1 :0	00##-0	2

BAND		Bi	t Logio	cal ANI	D	BAND
Syntax	BAND	op1, (	op2			
Operation	$(op1) \leftarrow$	(op1) ^ (	op2)			
Data Types	BIT					
Description		-	-			urce bit specified by op2 and sult is then stored in op1.
Condition Flags	E	Z	v	С	N	1
	0	NOR	OR	AND	XOR	
	E Alway	s cleare	d.			
	Z Conta	ins the l	ogical N	OR of the	e two spe	ecified bits.
	V Conta	ins the l	ogical O	R of the t	wo spec	ified bits.
	C Conta	ins the l	ogical Al	ND of the	e two spe	cified bits.
	N Conta	ins the l	ogical X	OR of the	e two spe	ecified bits.
Addressing Modes	Mnemoni BAND		dr <sub>Z.z</sub> , bita	addr <sub>Q.q</sub>	Form 6A Q	at Bytes Q ZZ qz 4

BCLR			Bit C	lear		BCLR
Syntax	BCLR	op1				
Operation	(op1) ← 0					
Data Types	BIT					
Description	CLears the peripheral	-	-		nis instru	ction is primarily used for
Condition Flags	E	Z	V	С	N	1
	0	B	0	0	В	
	E Always	cleare	d.			
	Z Contai	ns the lo	ogical ne	gation of	f the prev	vious state of the specified bit.
	V Always	cleare	d.			
	C Always	cleare	d.			
	N Contai	ns the p	orevious	state of t	he speci	fied bit.
Addressing Modes	Mnemonic BCLR	; bitado	dr <sub>Q.q</sub>		Form qE Q	,

BCMP		Bit	to Bit (	Compa	ire	E	BCMP
Syntax	BCMP	op1,	op2				
Operation	(op1) ⇔	(op2)					
Data Types	BIT						
Description		e source	bit spec	ified by c	operand	urce bit specified by op2. No result is wr odated.	•
Note:		•		•		3CMP instruction is compare instruction	
Condition Flags	E	Z	v	С	N	1	
	0	NOR	OR	AND	XOR		
	E Alway	/s cleare	d.				
	Z Conta	ains the l	ogical N	OR of the	e two spe	ecified bits.	
	V Conta	ains the l	ogical Ol	R of the t	wo spec	ified bits.	
	C Conta	ains the l	ogical Al	ND of the	e two spe	cified bits.	
	N Conta	ains the l	ogical X	DR of the	e two spe	cified bits.	
Addressing Modes	Mnemon	ic			Form	at	Bytes
	BCMP	bitad	dr <sub>Z.z</sub> , bita	addr <sub>Q.q</sub>	2A Q	Q ZZ qz	4

BFLDH		Bit	Field F	ligh By	rte		BFLDH
Syntax	BFLDH	op1,	op2, op3	5			
Operation	(tmp) ← (high by (op1) ←	rte (tmp))	$\leftarrow$ ((high	byte (tm	p) ∧ ¬o	o2) ∨ op3)	
Data Types	WORD						
Description	which a	re selecte	ed by a '1	' in the A	ND mas		vord operand op1 he bits at the corre-
Note:	bit of bo	oth the AN	ID mask	op2 and	the OR	mask op3.	in the respective (see "Operation").
Condition Flags	E	Z	v	С	N	7	
	0	*	0	0	*		
	E Alwa	iys cleare	d.			_	
	Z Set i	f the word	d result e	quals zei	o. Clear	red otherwise	9.
	V Alwa	iys cleare	d.				
	C Alwa	iys cleare	d.				
	N Set i wise		t significa	ant bit of	the word	d result is set	. Cleared other-
Addressing Modes	Mnemo	nic			Form	at	Bytes
	BFLDH	bitoff	<sub>Q</sub> , #masl	k <sub>8</sub> , #data	8 1A Q	Q ## @@	4

BFLDL		Bit	Field L	.ow By	te		BFLDL
Syntax	BFLDL	op1,	op2, op3	5			
Operation	(tmp) ← (low byte (op1) ←	e (tmp)) <	— ((low b	oyte (tmp)	) ∧ ¬op2	2) v op3)	
Data Types	WORD						
Description	which ar	e selecte	ed by a '1	' in the A	ND mas		ord operand op1 e bits at the corre-
Note:	bit of bot	h the AN	ID mask	op2 and	the OR	mask op3.	in the respective (see "Operation").
Condition Flags	E	Z	v	С	N	-	
	0	*	0	0	*		
	E Alway	/s cleare	d.			-	
	Z Set if	the word	d result e	quals ze	ro. Cleai	red otherwise	).
	V Alway	/s cleare	d.				
	C Alway	/s cleare	d.				
	N Set if wise.	the mos	t significa	ant bit of	the word	d result is set	. Cleared other-
Addressing Modes	Mnemon	ic			Form	nat	Bytes
	BFLDL	bitoff	<sub>Q</sub> , #masl	k <sub>8</sub> , #data	8 0 A Q	Q@@##	4

BMOV		Bi	it to Bi	t Move	•	BMOV
Syntax	BMOV	op1, (	op2			
Operation	$(op1) \leftarrow (op1)$	op2)				
Data Types	BIT					
Description		erand s	specified	by op1.	•	I specified by op2 into the des- rce bit is examined and the
Condition Flags	Е	Ζ	v	С	Ν	1
	0	B	0	0	В	
	E Always	cleare	d.			
	Z Contai	ns the lo	ogical ne	gation of	the prev	vious state of the source bit.
	V Always	cleare	d.			
	C Always	cleare	d.			
	N Contai	ns the p	orevious	state of t	he sourc	e bit.
Addressing Modes	Mnemonio BMOV		dr <sub>Z.z</sub> , bita	addr <sub>Q.q</sub>	Form 4A Q	at Bytes Q ZZ qz 4

**BMOVN** 

BM	OV	N	E

Bit to Bit Move and Negate

Syntax	BMOVN	op1, (	op2		
Operation	(op1) ← -	¬(op2)			
Data Types	BIT				
Description	Moves the by op2 int examined	o the de	estinatio	n operan	d specifi
Condition Flags	Е	Z	v	С	Ν
	0	B	0	0	В
	E Always	s cleare	d.		
	Z Contai	ns the le	ogical ne	egation of	f the pre
	V Always	s cleare	d.		
	C Always	s cleare	d.		
	N Contai	ns the p	orevious	state of t	he sourc
Addressing Modes	Mnemoni	c			Form
	BMOVN	bitado	dr <sub>Z.z</sub> , bita	addr <sub>Q.q</sub>	3A Q

BOR	Bit Logical OR BC						
Syntax	BOR	op1, d	op2				
Operation	$(op1) \leftarrow ($	(op1) ∨ (	op2)				
Data Types	BIT	BIT					
Description	Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.						
Condition Flags	E	Z	v	С	Ν	1	
	0	NOR	OR	AND	XOR		
	E Alway	s cleared	d.				
	Z Contains the logical NOR of the two specified bits.						
	V Contains the logical OR of the two specified bits.						
	C Conta	ins the lo	ogical AN	ND of the	two spe	cified bits.	
	N Conta	ins the lo	ogical XC	OR of the	two spe	cified bits.	
Addressing Modes	Mnemoni BOR		dr <sub>Z.z</sub> , bita	addr <sub>Q.q</sub>	Form 5A Q	at Bytes Q ZZ qz 4	

BSET			Bit \$	BSET				
Syntax	BSET	op1						
Operation	(op1) ← 1							
Data Types	BIT							
Description	Sets the bit specified by op1. This instruction is primarily used for peripheral and system control.							
Condition Flags	E	Z	V	С	N	1		
	0	B	0	0	В			
	E Alway	s cleared	d.					
	Z Conta	ins the lo	ogical ne	gation of	f the prev	vious state of the specified bit.		
	V Alway	s cleared	d.					
	C Alway	s cleared	d.					
	N Conta	ins the p	revious	state of t	he speci	fied bit.		
Addressing Modes	Mnemon BSET	ic bitado	dr <sub>Q.q</sub>		Form qF Q	,		

BXOR		Bit	BXOR				
Syntax	BXOR	op1, o	op2				
Operation	(op1) ←	(op1) ⊕ (	(op2)				
Data Types	BIT						
Description	Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.						
Condition Flags	E	Z	V	С	Ν	1	
	0	NOR	OR	AND	XOR		
	E Alway	s cleare	d.				
	Z Contains the logical NOR of the two specified bits.						
	V Contains the logical OR of the two specified bits.						
	C Contains the logical AND of the two specified bits.						
	N Conta	ins the lo	ogical XC	OR of the	two spe	ecified bits.	
Addressing Modes	Mnemon BXOR		dr <sub>Z.z</sub> , bita	addr <sub>Q.q</sub>	Form 7A Q	at Bytes Q ZZ qz 4	

CALLA	Call Sub

**Call Subroutine Absolute** 

## CALLA

Syntax	CALLA	op1, d	op2				
Operation	$\begin{array}{l} IF (op1) THEN \\ (SP) \leftarrow (SP) \texttt{-2} \\ ((SP)) \leftarrow (IP) \\ (IP) \leftarrow op2 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$						
Description	If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.						
Condition Codes	See condition code table.						
Condition Flags	E	Z	V	С	N	1	
	E Not affected.						
	7 Not affected						

Z Not affected. V Not affected. C Not affected. N Not affected. Mnemonic Format Bytes CALLA cc, caddr CA c0 MM MM 4

CALLI		CALLI						
Syntax	CALLI	op1, (	op2					
Operation	$IF (op1) \top (SP) \leftarrow (SP)) \leftarrow (IP) \leftarrow op$ $(IP) \leftarrow op$ ELSE next instr END IF	SP) - 2 (IP) 02						
Description	If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.							
Condition Codes	See conc	lition cod	de table.					
Condition Flags	E	Z	v	С	N	1		
	-	-	-	-	-			
	E Not affected.							
	Z Not affected.							
	V Not affected.							
	C Not affected.							
	N Not af	fected.						
Addressing Modes	Mnemoni				ormat	Bytes		
	CALLI	cc, [R	(w <sub>n</sub> ]	A	3 cn	2		

## CALLR

#### **Call Subroutine Relative**

# CALLR

Syntax	CALLR op1								
Operation	$(SP) \leftarrow (SP) - 2$ $((SP)) \leftarrow (IP)$ $(IP) \leftarrow (IP) + sign_extend (op1)$								
Description	A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. The value of the IP used in the target address calculation is the address of the instruction following the CALLR instruction.								
Condition Codes	See condition code table.								
Condition Flags	E Z V C N								

<b>Condition Flags</b>	Е	Z	V	С	Ν		
	-	-	-	-	-		
	E Not a	ffected.					
	Z Not a						
	V Not a	ffected.					
	C Not affected.						
	N Not a	ffected.					
Addressing Modes	Mnemon	ic		Fo	ormat		
	CALLR	rel		BE	3 rr		

Bytes

2

CALLS	Call Inter-Seg
	Can inter-begi

#### Call Inter-Segment Subroutine

## CALLS

Syntax	CALLS	op1, op2		
Operation	$(SP) \gets (SP) \text{ - } 2$			
	$((SP)) \gets (CSP)$			
	$(SP) \leftarrow (SP) - 2$ $((SP)) \leftarrow (IP)$			
	$(CSP) \gets o$	p1		
	$(IP) \leftarrow op1$			

- **Description** A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address to the calling routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.
- **Condition Codes** See condition code table.

Condition Flags	Е	Ζ	V	С	Ν		
	-	-	-	-	-		
	E Not af	fected.					
	Z Not affected.						
	V Not af	fected.					
	C Not af	fected.					
	N Not af	fected.					
Addressing Modes	Mnemoni	С		Fc	ormat		
	CALLS	seg, o	caddr	DA	A SS MM		

CMP		Int	eger C		CMP				
Syntax	CMP	op1,	op2						
Operation	(op1) ⇔ (	(op2)							
Data Types	WORD								
Description	specified	by op2 l op1. Th	by perfor e flags a	ming a 2 re set ac	's compl	mpared to the so ement binary su to the rules of su	btraction of		
Condition Flags	Е	z	v	С	Ν				
	*	*	*	S	*				
	E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.								
	Z Set if result equals zero. Cleared otherwise.								
	V Set if an arithmetic underflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.								
	C Set if a borrow is generated. Cleared otherwise.								
	N Set if the most significant bit of the result is set. Cleared otherwise.								
Addressing Modes	Mnemoni	с			Form	at	Bytes		
	CMP	Rw <sub>n</sub> ,	Rw <sub>m</sub>		40 nr	n	2		
	CMP	Rw <sub>n</sub> ,	[Rw <sub>i</sub> ]		48 n:10ii		2		
	CMP	Rw <sub>n</sub> ,	[Rw <sub>i</sub> +]		48 n:11ii		2		
	CMP	Rw <sub>n</sub> ,	#data3		48 n:	0###	2		
	CMP	reg, #	#data16		46 RI	R ## ##	4		
	CMP	reg, r	reg, mem		42 RI	R MM MM	4		

СМРВ		Int	eger C	(	CMPB					
Syntax	CMPB	op1,	op2							
Operation	$(op1) \Leftrightarrow (op1)$	op2)								
Data Types	BYTE									
Description	specified b	by op2 l pp1. Th	by perfor e flags a	ming a 2 re set ac	's compl	mpared to the sourd ement binary subtra to the rules of subtr	action of			
Condition Flags	E	Z	V	С	N	_				
	*	*	*	S	*					
	E Set if the value of op2 represents the lowest possible negative num Cleared otherwise. Used to signal the end of a table.									
	Z Set if r	esult ec	uals zer	o. Cleare	d otherw	vise.				
	V Set if an arithmetic underflow occurred, ie. the result cannot be repre- sented in the specified data type. Cleared otherwise.									
	C Set if a borrow is generated. Cleared otherwise.									
	N Set if the most significant bit of the result is set. Cleared otherwise.									
Addressing Modes	Mnemonic	;			Form	at	Bytes			
	CMPB	Rb <sub>n</sub> ,	Rb <sub>m</sub>		41 nr	n	2			
	CMPB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> ]		49 n:	10ii	2			
	CMPB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> +]		49 n:	11ii	2			
	CMPB	Rb <sub>n</sub> , #data3		49 n:	0###	2				
	CMPB	reg, #	#data16			R ## xx	4			
	CMPB	reg, r	nem		43 R	R MM MM	4			

CMPD1	Integer Compare and Decrement by 1 <b>CMPD1</b>									
Syntax	CMPD1 op1, op2									
Operation	$(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) - 1$									
Data Types	WORD									
Description	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.									
Condition Flags	E         Z         V         C         N           *         *         *         S         *									
	<ul> <li>E Set if the value of op2 represents the lowest por Cleared otherwise. Used to signal the end of a</li> <li>Z Set if result equals zero. Cleared otherwise.</li> </ul>									
	V Set if an arithmetic underflow occurred, ie. the sented in the specified data type. Cleared othe	•								
	C Set if a borrow is generated. Cleared otherwise	<u>).</u>								
	N Set if the most significant bit of the result is set	. Cleared otherwise.								
Addressing Modes	Mnemonic Format	Bytes								
	CMPD1 Rw <sub>n</sub> , #data4 A0 #n	2								
	CMPD1Rwn, #data16A6 Fn ## ##CMPD1Rwn, memA2 Fn MM N									

CMPD2	Integer Compare and Decrement by 2 CMPD2										
Syntax	CMPD2	CMPD2 op1, op2									
Operation		$(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) - 2$									
Data Types	WORD										
Description	loops. The operand sp tion of op2 Once the s two. Using tion with th	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.									
Condition Flags	E *	Z V * *	C S	N *							
		e value of op2 I otherwise. Us	•		•	negative number.					
	Z Set if re	sult equals zer	ro. Cleared	d otherwi	se.						
		n arithmetic un in the specified				cannot be repre-					
	C Set if a	borrow is gene	erated. Cle	eared oth	erwise.						
	N Set if th	e most signific	ant bit of t	he result	is set. Clea	red otherwise.					
Addressing Modes	Mnemonic			Forma	t	Bytes					
	CMPD2	Rw <sub>n</sub> , #data4		B0 #n		2					
	CMPD2 CMPD2	Rw <sub>n</sub> , #data16 Rw <sub>n</sub> , mem	)	B6 Fn B2 Fn	## ## MM MM	4 4					

CMPI1	Integer Compare and Increment by 1 CMPI1										
Syntax	CMPI1	op1, o	op2								
Operation		$(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) + 1$									
Data Types	WORD										
Description	loops. The operand s tion of op2 Once the one. Using tion with th	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.									
Condition Flags	E	z	v	С	N	7					
	*	*	*	S	*						
			•	•		vest possible nd of a table.	negative number.				
	Z Set if r	esult eq	uals zer	o. Cleare	ed otherw	vise.					
						ie. the result ed otherwise.	cannot be repre-				
	C Set if a	a borrow	ı is gene	rated. Cl	eared ot	herwise.					
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Clea	red otherwise.				
Addressing Modes	Mnemonio				Form		Bytes				
	CMPI1		#data4		80 #r		2				
	CMPI1 CMPI1	Rw <sub>n</sub> , Rw <sub>n</sub> ,	#data16			n ## ## n MM MM	4				
		'`"n'			0211		Т				

CMPI2	Integer Compare and Increment by 2 CMPI2										
Syntax	CMPI2	op1, o	op2								
Operation		$(op1) \Leftrightarrow (op2)$ $(op1) \leftarrow (op1) + 2$									
Data Types	WORD	WORD									
Description	loops. The operand s tion of op2 Once the two. Using tion with th	This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.									
Condition Flags	E	z	v	С	N	-					
	*	*	*	S	*						
			•	•		vest possible r nd of a table.	negative number.				
	Z Set if r	esult eq	uals zer	o. Cleare	d otherw	vise.					
						ie. the result of the result o	cannot be repre-				
	C Set if a	borrow	/ is gene	rated. Cl	eared ot	herwise.					
	N Set if the	ne most	t significa	ant bit of	the resu	lt is set. Clear	ed otherwise.				
Addressing Modes	Mnemonic				Form		Bytes				
	CMPI2		#data4		90 #r		2				
	CMPI2		#data16			n ## ## ~ ^^^^	4				
	CMPI2	Rw <sub>n</sub> ,	mem		92 FI	n MM MM	4				

CPL	Integer One's Complement								
Syntax	CPL	op1							
Operation	(op1) ←	¬(op1)							
Data Types	WORD								
Description	Performs result is s		•		source				
Condition Flags	E	Z	V	С	N				
	*	*	0	0	*				
	<ul> <li>E Set if the value of op1 represents the lowest possible negative number.</li> <li>Cleared otherwise. Used to signal the end of a table.</li> </ul>								
	Z Set if	result eq	uals zer	o. Cleare	ed otherw				
	V Alway	s cleare	d.						
	C Alway	s cleare	d.						
	N Set if	the most	t significa	ant bit of	the resul				
Addressing Modes	Mnemon	ic			Form				
	CPL	Rw <sub>n</sub>			91 n0				

CPLB	Ir		CPL				
_		_					
Syntax	CPL	op1					
Operation	(op1) ←	¬(op1)					
Data Types	BYTE						
Description	Performs result is s		•		source	operand specif	fied by op1. T
Condition Flags	E	Z	V	С	N		
	*	*	0	0	*		
						vest possible n nd of a table.	egative numb
	Z Set if	result ec	quals zer	o. Cleare	ed otherw	/ise.	
	V Alway	/s cleare	d.				
	C Alway	/s cleare	d.				
	N Set if	the mos	t significa	ant bit of	the resul	t is set. Cleare	ed otherwise.
Addressing Modes	Mnemon	ic			Form	at	Byte
	CPLB	Rb <sub>n</sub>			B1 n(	)	2

## DISWDT

**Disable Watchdog Timer** 

### DISWDT

- Syntax DISWDT
- **Operation** Disable the watchdog timer

**Description** This instruction disables the watchdog timer. The watchdog timer is enabled by a reset. The DISWDT instruction allows the watchdog timer to be disabled for applications which do not require a watchdog function. Following a reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

<b>Condition Flags</b>		Е	Z	V	С	Ν	
		-	-	-	-	-	
	Е	Not at	fected.				
	Ζ	Not affected.					
	V	Not at	fected.				
	С	Not at	fected.				
	Ν	Not at	fected.				
Addressing Modes	Mr	nemon	ic		Fo	ormat	
	DI	SWDT			A	5 5A A5 /	

Bytes 4

DIV

### DIV

#### 16-by-16 Signed Division

#### **Syntax** DIV op1 Operation $(MDL) \leftarrow (MDL) / (op1)$ $(MDH) \leftarrow (MDL) \mod (op1)$ **Data Types** WORD Description Performs a signed 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH). Ε **Condition Flags** Ζ V С Ν 0 \* S 0 \* E Always cleared. Z Set if result equals zero. Cleared otherwise. V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise. C Always cleared. N Set if the most significant bit of the result is set. Cleared otherwise. **Addressing Modes** Mnemonic Format **Bytes** DIV 2 Rwn 4B nn

### DIVL

#### 32-by-16 Signed Division

## DIVL

Syntax	DIVL	op1						
Operation	$(MDL) \leftarrow (MD) / (op1)$ $(MDH) \leftarrow (MD) \mod (op1)$							
Data Types	WORD,	DOUBLE	WORD					
Description	Performs an extended signed 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) an the remainder is stored in the high order word of the MD register (MDH).							
<b>Condition Flags</b>	Е	Z	V	С	Ν			
	0	*	S	0	*			
	E Alway	s cleare	d.					
	Z Set if	result eq	uals zer	o. Cleare	ed otherw	vise.		
	V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.							
	C Alway	s cleare	d.					
	N Set if	the most	t significa	ant bit of	the resu	t is set. Cleared otherwis	se.	
Addressing Modes	Mnemon	ic			Form	at I	Byte	
	DIVL	Rw <sub>n</sub>			6B nr	1	2	

### DIVLU

#### 32-by-16 Unsigned Division

## DIVLU

Syntax	DIVLU	op1							
Operation	$(MDL) \leftarrow (MD) / (op1)$ $(MDH) \leftarrow (MD) \mod (op1)$								
Data Types	WORD, I	WORD, DOUBLEWORD							
Description	Performs an extended unsigned 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).								
Condition Flags	E	Z	V	С	N	_			
	0	*	S	0	*				
	E Alway	s cleare	d.						
	Z Set if	result eq	uals zer	o. Cleare	ed otherw	vise.			
	V Set if an arithmetic overflow occurred, ie. the result cannot be repre- sented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.								
	C Alway	s cleare	d.						
	N Set if	the most	t significa	ant bit of	the resu	lt is set. Cleared	d otherwise.		
Addressing Modes	Mnemon DIVLU	ic Rw <sub>n</sub>			Form 7B nr		Bytes 2		

DIVU

### DIVU

#### 16-by-16 Unsigned Division

#### **Syntax** DIVU op1 Operation $(MDL) \leftarrow (MDL) / (op1)$ $(MDH) \leftarrow (MDL) \mod (op1)$ **Data Types** WORD Description Performs an unsigned 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH). **Condition Flags** Ε Ζ V С Ν 0 \* S 0 \* E Always cleared. Z Set if result equals zero. Cleared otherwise. V Set if an arithmetic overflow occurred, ie. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise. C Always cleared. N Set if the most significant bit of the result is set. Cleared otherwise. **Addressing Modes** Mnemonic Format **Bytes** DIVU 2 Rwn 5B nn

EINIT		End of Initialization								
Syntax	EINIT									
Operation	End of In	End of Initialization								
Description	program. remains goes hig has succ has beer (DISWD	This instruction is used to signal the end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. It remains low until the EINIT instruction has been executed at which time it goes high. This enables the program to signal the external circuitry that it has successfully initialized the microcontroller. After the EINIT instruction has been executed, execution of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.								
Condition Flags	Е	z	v	С	Ν	_				
	-	-	-	-	-					
	E Not a	ffected.								
	Z Not a	ffected.								
	V Not a	ffected.								
	C Not a	ffected.								
	N Not a	ffected.								
Addressing Modes	Mnemon	ic		Fo	ormat	Bytes				
	EINIT			B	5 4A B5	B5 4				

EXTR	Begin EXTended Register Sequence <b>EXT</b>									
Syntax	EXTR	op1								
Operation	$(count) \leftarrow (op1) [1 \le op1 \le 4]$ Disable interrupts and Class A traps SFR_range = Extended DO WHILE ((count) $\ne 0$ AND Class_B_trap_condition $\ne$ TRUE) Next Instruction (count) $\leftarrow$ (count) - 1 END WHILE (count) = 0 SFR_range = Standard Enable interrupts and traps									
Description	Causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The value of op1 defines the length of the effected instruction sequence.									
Note						lly (see introdu e SAB 8XC166	• •			
Condition Flags	E	Z	V	С	N	-				
	-	-	-	-	-					
	E Not a	ffected.				-				
	Z Not a	ffected.								
	V Not a	ffected.								
	C Not a	ffected.								
	N Not a	ffected.								
Addressing Modes	Mnemon				Form		Bytes			
	EXTR	#iran	g2		D1 :1	0##-0	2			

EXTP	Begin EXTended Page Sequence	EXTP
------	------------------------------	------

Syntax	EXTP	op1, o	op2							
Operation	(count) $\leftarrow$ (op2) [1 $\le$ op2 $\le$ 4] Disable interrupts and Class A traps Data_Page = (op1) DO WHILE ((count) $\ne$ 0 AND Class_B_trap_condition $\ne$ TRUE) Next Instruction (count) $\leftarrow$ (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) Enable interrupts and traps									
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their exe- cution, both standard and PEC interrupts and class A hardware traps are locked. The EXTP instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not deter- mined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indi- rect address as usual. The value of op2 defines the length of the effected instruction sequence.									
Note						ully (see introductory r e SAB 8XC166(W) de				
Condition Flags	E	Z	V	С	N	7				
	-	-	-	-	-					
	E Not affe	ected.								
	Z Not affe	ected.								
	V Not affe	ected.								
	C Not affe	ected.								
	N Not affe	ected.								
Addressing Modes	Mnemonic				Forr		Bytes			
	EXTP		, #irang2			DC :01##-m 2				
	EXTP #pag, #irang2					D7 :01##-0 pp 0:00pp 4				

### **EXTPR** Begin EXTended Page and Register Sequence **EXTPR**

Syntax	EXTPR	op1,	op2							
Operation	(count) $\leftarrow$ (op2) [1 $\leq$ op2 $\leq$ 4] Disable interrupts and Class A traps Data_Page = (op1) AND SFR_range = Extended DO WHILE ((count) $\neq$ 0 AND Class_B_trap_condition $\neq$ TRUE) Next Instruction (count) $\leftarrow$ (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) AND SFR_range = Standard Enable interrupts and traps									
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. For any long ('mem') or indirect ([]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not deter- mined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indi- rect address as usual. The value of op2 defines the length of the effected instruction sequence.									
Note	The EXTPR instruction must be used carefully (see introductory note). The EXTPR instruction is not available in the SAB 8XC166(W) devices.									
<b>Condition Flags</b>	Е	z	v	С	Ν					
	E Not affe	otod								
	Z Not affe									
	V Not affe									
	C Not affe									
	N Not affected.									
Addressing Modes	Mnemonic				Form	nat	Bytes			
Addressing modes	EXTPR	Rwm	, #irang2			C :11##-m 2				
	EXTPR #pag, #irang2					D7 :11##-0 pp 0:00pp 4				

EXTS	Begin EXTended Segment Sequence								
Syntax	EXTS	op1,	op2						
Operation	$(count) \leftarrow (op2) [1 \le op2 \le 4]$ Disable interrupts and Class A traps Data_Segment = (op1) DO WHILE ((count) $\ne 0$ AND Class_B_trap_condition $\ne$ TRUE) Next Instruction (count) $\leftarrow$ (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) Enable interrupts and traps								
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their exe- cution, both standard and PEC interrupts and class A hardware traps are locked. The EXTS instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([]) address in an EXTS instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.								
Note	The EXTS instruction must be used carefully (see introductory note). The EXTS instruction is not available in the SAB 8XC166(W) devices.								
Condition Flags	E	Z	V	С	N				

-	-	-	-	-	-					
	E Not at	E Not affected.								
	Z Not affected.									
	V Not at	fected.								
	C Not affected.									
	N Not affected.									
Addressing Modes	Mnemon	ic			Form	at	Bytes			
	EXTS	Rwm	, #irang2		DC :0	00##-m	2			
	EXTS	#seg,	#irang2		D7 :0	00##-0 ss 00	4			

### **EXTSR** Begin EXTended Segment and Register Sequence **EXTSR**

Syntax	EXTSR	op1, o	op2						
Operation	(count) $\leftarrow$ (op2) [1 $\le$ op2 $\le$ 4] Disable interrupts and Class A traps Data_Segment = (op1) AND SFR_range = Extended DO WHILE ((count) $\ne$ 0 AND Class_B_trap_condition $\ne$ TRUE) Next Instruction (count) $\leftarrow$ (count) - 1 END WHILE (count) = 0 Data_Page = (DPPx) AND SFR_range = Standard Enable interrupts and traps								
Description	Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTSR instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([]) address in an EXTSR instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.								
Note						fully (see introductory he SAB 8XC166(W)			
Condition Flags	E	Z	v	С	N	_			
	-	-	-	-	-				
	E Not af	fected.							
	Z Not af	fected.							
	V Not affected.								
	C Not affected.								
	N Not affected.								
Addressing Modes	Mnemoni EXTSR EXTSR	Rwm	, #irang2 , #irang2			nat 10##-m 10##-0 ss 00	Bytes 2 4		
IDLE		IDLE							
------------------	----------------------------------	---------------------	-------------------------------------	--------------------------------------	------------------------	--	--	--	
Syntax	IDLE								
Operation	Enter Idl	e Mode							
Description	CPU is p powered insure th	owered o down ur	down wh htil a peri struction	ile the pe pheral in is not ac	eripheral terrupt o	e idle mode. In this mode, the s remain running. It remains r external interrupt occurs. To y executed, it is implemented			
Condition Flags	E	Z	v	С	N				
	-	-	-	-	-				
	E Not a	ffected.							
	Z Not a	Z Not affected.							
	V Not affected.								
	C Not a	ffected.							
	N Not a	ffected.							
Addressing Modes	Mnemon IDLE	ic		-	ormat 78 87 8	Bytes 7 4			

JB

JB	Relative Jump if Bit Set

Syntax	JB	op1,	002						
Operation	IF (op1) (IP) ← ( ELSE	= 1 THEI	•	(op2)					
Data Types	BIT								
Description	tion of th The disp and cou target ac instruction	ne instruc placemen nts the re ddress ca	tion pointe t is a two's lative dist lculation is specified	er, IP, p s comp ance ir s the ac	rogram exe plus the sp lement nu words. Th ddress of the ear, the in				
Condition Flags	E	Z	V	С	N				
	-	-	-	-	-				
	E Not a	affected.							
	Z Not a	Z Not affected.							
	V Not a	affected.							
	C Not a	affected.							
	N Not a	affected.							
Addressing Modes	Mnemor	nic		F	ormat				
	JB	bitade	dr <sub>Q.q</sub> , rel	8.	A QQ rr q(				

JBC	Relative Jump if Bit Set and Clear Bit JBC								
Syntax	JBC	op1,	op2						
Operation	$IF (op1) = 1 THEN$ $(op1) = 0$ $(IP) \leftarrow (IP) + sign_extend (op2)$ $ELSE$ Next Instruction $END IF$								
Data Types	BIT								
Description	If the bit specified by op1 is set, program execution continues at the loca- tion of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is cleared, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction fol- lowing the JBC instruction. If the specified bit was clear, the instruction fol- lowing the JBC instruction is executed.								
Condition Flags	E	Z	V	С	Ν	1			
	0	B	0	0	В				
	<ul> <li>E Always cleared.</li> <li>Z Contains logical negation of the previous state of the specified bit.</li> <li>V Always cleared.</li> <li>C Always cleared.</li> <li>N Contains the previous state of the specified bit.</li> </ul>								
Addressing Modes	Mnemon	ic		Fo	ormat		Bytes		
	JBC	bitade	dr <sub>Q.q</sub> , rel	A	A QQ rr c	Ο	4		

JMPA	A	JMPA					
Syntax	JMPA	op1,	op2				
Operation	IF (op1) : (IP) ← o ELSE Next Ins END IF	p2	N				
Description	If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPA instruction is executed normally.						
Condition Codes	See cond	dition coo	de table.				
Condition Flags	E	Z	V	С	N	1	
	-	-	-	-	-		
	E Not at	ffected.					
	Z Not affected.						
	V Not affected.						
	C Not at	ffected.					
	N Not at	ffected.					
Addressing Modes	Mnemon				ormat		Bytes
	JMPA	CC, Ca	addr	E	A c0 MM	MM	4

JMPI	Indirect Conditional Jump JN						
Syntax	JMPI	op1,	op2				
Operation	IF (op1) : (IP) ← o ELSE Next Ins END IF	p2	N				
Description	If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPI instruction is executed normally.						
Condition Codes	See cond	dition coo	de table.				
Condition Flags	E	Z	V	С	N	7	
	-	-	-	-	-		
	E Not at	fected.					
	Z Not at	fected.					
	V Not affected.						
	C Not al	fected.					
	N Not al	fected.					
Addressing Modes	Mnemon				ormat		
	JMPI	cc, [F	Rw <sub>n</sub> ]	90	C cn		

### **Relative Conditional Jump**

### **JMPR**

Syntax	JMPR	op1, c	pp2					
Operation	IF (op1) = (IP) ← (II ELSE Next Inst END IF	P) + sign		l (op2)				
Description	If the condition specified by op1 is met, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction fol- lowing the JMPR instruction. If the specified condition is not met, program execution continues normally with the instruction following the JMPR instruction.							
Condition Codes	See cond	ition cod	le table.					
Condition Flags	E	z	v	С	N	]		
Condition Flags	E -	<b>Z</b>	V -	C -	N -			
Condition Flags	E - E Not af	-	<b>v</b>	<b>C</b>	N -			
Condition Flags	-	- fected.	<b>V</b>	C -	N -			
Condition Flags	- E Not af	- fected. fected.	<b>V</b>	С -	N -			
Condition Flags	- E Not aff Z Not aff	- fected. fected. fected.	-	С -	N -			
Condition Flags	- E Not aff Z Not aff V Not aff	- fected. fected. fected. fected.	<b>V</b>	С -	N -			
Condition Flags	- E Not aff Z Not aff V Not aff C Not aff	- fected. fected. fected. fected. fected.	<u>v</u>	-	N -	] Bytes		

JMPS	Ab	JMPS				
Syntax	JMPS	op1, d	op2			
Operation	$(CSP) \leftarrow$ $(IP) \leftarrow optimized optimiz$	-				
Description	Branches the segm		-		bsolute a	ddress specified by op2 within
Condition Flags	E	Z	V	С	Ν	_
	-	-	-	-	-	
	E Not at	fected.				]
	Z Not at	fected.				
	V Not at	fected.				
	C Not at	fected.				
	N Not at	fected.				
Addressing Modes	Mnemon	ic		F	ormat	Bytes
	JMPS	seg, o	caddr	F	A SS MN	1 MM 4

JNB
-----

### Relative Jump if Bit Clear

### JNB

Syntax	JNB	op1, (	op2						
Operation	$\label{eq:IF} \begin{array}{l} (op1) = 0 \mbox{ THEN} \\ (IP) \leftarrow (IP) + \mbox{ sign_extend (op2)} \\ \mbox{ ELSE} \\ \mbox{ Next Instruction} \\ \mbox{ END IF} \end{array}$								
Data Types	BIT								
Description	If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the instruction following the JNB instruction is executed.								
Condition Flags	E	Z	V	С	Ν	_			
	-	-	-	-	-				
	E Not af	fected.	I		1	-			
	Z Not af	fected.							
	V Not af	fected.							
	C Not af	fected.							
	N Not af	fected.							
Addressing Modes	Mnemoni	с		F	ormat	Bytes			
	JNB	bitado	dr <sub>Q.q</sub> , rel	9/	A QQ rr c	0 4			

JNBS	Relative Jump if Bit Clear and Set Bit JNBS									
Syntax	JNBS op1, op2									
Operation	$IF (op1) = 0 THEN$ $(op1) = 1$ $(IP) \leftarrow (IP) + sign_extend (op2)$ ELSE Next Instruction END IF									
Data Types	BIT									
Description	If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is set, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNBS instruction. If the specified bit was set, the instruction following the JNBS instruction is executed.									
Condition Flags	E	Z	V	С	N	1				
	0	B	0	0	В					
	E Alway	s cleare	d.							
	Z Conta	ins logic	al negati	on of the	e previou	s state of the	specified bit.			
	V Alway	s cleare	d.							
	C Alway	s cleare	d.							
	N Conta	ins the p	orevious	state of t	he speci	fied bit.				
Addressing Modes	Mnemon				ormat		Bytes			
	JNBS	bitado	dr <sub>Q.q</sub> , rel	B/	A QQ rr c	<b>1</b> 0	4			

MOV		Move	Data			MOV
Syntax	MOV	op1, op2				
Operation	(op1) ← (o	p2)				
Data Types	WORD					
Description	specified b	y the destinatio	n operan	d op1. T	specified by op2 to the he contents of the mo pdated accordingly.	
<b>Condition Flags</b>	Е	Z V	С	Ν		
	*	* _	-	*		
	Cleared	d otherwise. Use he value of the s ected.	ed to sigr	al the e	vest possible negative nd of a table. p2 equals zero. Clear	
	N Set if th otherwi		ant bit of 1	he sour	ce operand op2 is se	t. Cleared
Addressing Modes	Mnemonic MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	$Rw_n$ , $Rw_m$ $Rw_n$ , #data4 reg, #data16 $Rw_n$ , $[Rw_m]$ $Rw_n$ , $[Rw_m+]$ $[Rw_m]$ , $Rw_n$ $[-Rw_m]$ , $Rw_n$ $[Rw_n]$ , $[Rw_m]$ $[Rw_n]$ , $[Rw_m+2]$ $Rw_n$ , $[Rw_m+4]$ $Rw_n$ , $[Rw_m]$ $Rw_n$ , $[Rw_n]$ $Rw_n$ , $[Rw_n]$	 data16]	A8 nr 98 nr 88 nr C8 nr D8 nr E8 nr E8 nr C4 nr 64 0r 94 0r F2 R	n n R ## ## n n n n n	Bytes 2 4 2 2 2 2 2 2 2 4 4 4 4 4 4 4 4 4

MOVB			Move	Data		Ν	IOVB
Syntax	MOVB	op1, c	p2				
Operation	$(op1) \leftarrow (c$	op2)					
Data Types	BYTE						
Description	specified b	y the de	estinatio	n operan	id op1. T	specified by op2 to t The contents of the r updated accordingly	moved data
<b>Condition Flags</b>	Е	z	v	С	Ν		
	*	*	-	-	*	]	
	Cleared	d otherw	vise. Use	ed to sig	nal the e	vest possible negati nd of a table. p2 equals zero. Cle	
	V Not affe	ected.					
	C Not affe	ected.					
	N Set if th otherwi		significa	ant bit of	the sour	ce operand op2 is s	et. Cleared
Addressing Modes	Mnemonic				Form	nat	Bytes
	MOVB	Rb <sub>n</sub> , F			F1 nr		2
	MOVB		#data4		E1 #I		2
	MOVB MOVB	reg, # Rb <sub>n</sub> , [			E7 R A9 ni	R ## xx	4 2
	MOVB	•• =	Rw <sub>m</sub> +]		99 nr		2
	MOVB	[Rw <sub>m</sub> ]			B9 ni		2
	MOVB		], Rb <sub>n</sub>		89 nr		2
	MOVB	[Rw <sub>n</sub> ],	, [Rw <sub>m</sub> ]		C9 n	m	2
	MOVB		-], [Rw <sub>m</sub> ]		D9 n		2
	MOVB		, [Rw <sub>m</sub> +]	-	E9 ni		2
	MOVB		Rw <sub>m</sub> +#o			m ## ## ~ ## ##	4
	MOVB MOVB	[Rw <sub>m</sub> - [Rw <sub>n</sub> ],	+#data1	o], Ko <sub>n</sub>		m ## ## n MM MM	4 4
	MOVB	mem,				n MM MM	4
	MOVB	reg, m				R MM MM	4
	MOVB	mem,	reg		F7 R	R MM MM	4

### **MOVBS**

### Move Byte Sign Extend

### **MOVBS**

Syntax	MOVBS	op1,	op2				
Operation	(low byte IF (op2 <sub>7</sub> ) (high byt ELSE (high byt END IF	= 1 THE e op1) ∢	EN — FF <sub>H</sub>				
Data Types	WORD, E	BYTE					
Description	to the wo	rd locati ne move	on speci	fied by th	e destin	e source byte sp ation operand o ne condition cod	p1. The con-
Condition Flags	Е	z	v	С	Ν		
	0	*	-	-	*		
	·	fected.		source op	berand o	p2 equals zero.	Cleared oth
	N Set if otherv		t significa	ant bit of	the sour	ce operand op2	is set. Clear
Addressing Modes	Mnemoni	с			Form	at	Byt
-	MOVBS	Rw <sub>n</sub> ,	Rb <sub>m</sub>		D0 m	in	2
	MOVBS	reg, r	nem		D2 R	R MM MM	4
	MOVBS	mem	, reg		D5 R	R MM MM	4

### MOVBZ

### Move Byte Zero Extend

### MOVBZ

Syntax	MOVBZ	op1,	op2				
Operation	(low byte (high byt						
Data Types	WORD,	BYTE					
Description	to the wo	ord location	on speci	fied by th	ne destina	ation operand c	pecified by op2 p1. The con- es are updated
Condition Flags	E	Z	V	С	N		
	0	*	-	-	0		
	E Alway	/s cleare	d.			-	
	Z Set if wise.	the value	e of the s	source op	perand o	p2 equals zero.	Cleared other-
	V Not a	ffected.					
	C Not a	ffected.					
	N Alway	/s cleare	d.				
Addressing Modes	Mnemon	ic			Form	at	Bytes
	MOVBZ	Rw <sub>n</sub> ,	Rb <sub>m</sub>		C0 m		2
	MOVBZ	reg, r	nem			R MM MM	4
	MOVBZ	mem	, reg		C5 R	R MM MM	4

MUL	Signed Multiplication MU						JL
Syntax	MUL	op1, (	op2				
Operation	$(MD) \leftarrow$	(op1) * (c	op2)				
Data Types	WORD						
Description		by operation	ands op1	l and op2	•	cation using the two words tively. The signed 32-bit res	sult
Condition Flags	E	Z	v	С	N	1	
	0	*	S	0	*		
	E Alway	s cleare	d.				
	Z Set if	the resu	lt equals	zero. Cle	eared oth	nerwise.	
		oit is set i ed otherv		ult canno	ot be rep	resented in a word data typ	e.
	C Alway	s cleare	d.				
	N Set if	the most	t significa	ant bit of	the resu	It is set. Cleared otherwise.	•
Addressing Modes	Mnemon MUL	ic Rw <sub>n</sub> ,	Rw <sub>m</sub>		Form 0B ni	···· ,	rtes 2

MULU	Unsigned Multiplication MULU							
Syntax	MULU	op1,	op2					
Operation	$(MD) \leftarrow$	(op1) * (d	op2)					
Data Types	WORD	WORD						
Description		by oper	ands op <sup>2</sup>	1 and op2	•	olication using the two words tively. The unsigned 32-bit		
Condition Flags	E	Z	v	С	N	1		
	0	*	S	0	*			
	E Alway	/s cleare	d.					
	Z Set if	the resu	lt equals	zero. Cle	eared oth	nerwise.		
		oit is set i ed other		ult cannc	ot be rep	resented in a word data type.		
	C Alway	/s cleare	d.					
	N Set if	the most	t significa	ant bit of	the resu	It is set. Cleared otherwise.		
Addressing Modes	Mnemon	-	Duu		Form	,,		
	MULU	Rw <sub>n</sub> ,	ĸw <sub>m</sub>		1B nr	m 2		

NEG	Ir	nteger <sup>-</sup>	Two's	Compl	ement	:	NEG
Syntax	NEG	op1					
Operation	(op1) ←	0 - (op1)					
Data Types	WORD						
Description		s a binary result is		•		ource operan	d specified by
Condition Flags	E	Z	V	С	Ν	_	
	*	*	*	S	*		
						vest possible nd of a table.	negative number.
	Z Set if	result eq	uals zer	o. Cleare	ed otherw	vise.	
					•	ie. the result ed otherwise.	cannot be repre-
	C Set if	a borrow	ı is gene	rated. Cl	eared ot	herwise.	
	N Set if	the most	t significa	ant bit of	the resu	lt is set. Clea	red otherwise.
Addressing Modes	Mnemon NEG	ic Rw <sub>n</sub>			Form 81 n(		Bytes 2

NEGB	In	teger	Two's	Compl	lement	t	NEGB
Syntax	NEGB	op1					
Operation	$(op1) \leftarrow 0$	) - (op1)	)				
Data Types	BYTE						
Description	Performs op1. The		•	•		ource opera	and specified by
Condition Flags	E	Z	v	С	Ν	7	
	*	*	*	S	*		
						vest possibl nd of a tabl	e negative number. e.
	Z Set if I	result ec	quals zer	o. Cleare	ed otherv	vise.	
						ie. the resu ed otherwis	Ilt cannot be repre- e.
	C Set if a	a borrow	v is gene	rated. Cl	eared ot	herwise.	
	N Set if t	the most	t significa	ant bit of	the resu	lt is set. Cle	eared otherwise.
Addressing Modes	Mnemoni NEGB	c Rb <sub>n</sub>			Form A1 n		Bytes 2

NOP		N	lo Ope	ration		NOP
Syntax	NOP					
Operation	No Oper	ation				
Description	This insti causes n			-		be performed. A null operation
Condition Flags	E	Z	V	С	N	
	-	-	-	-	-	
	E Not a	ffected.				
	Z Not a	ffected.				
	V Not a	ffected.				
	C Not a	ffected.				
	N Not a	ffected.				
Addressing Modes	Mnemon	ic		Fc	ormat	Bytes
	NOP			C	C 00	2

OR	Logical OR					OR	
Syntax	OR	op1, o	op2				
Operation	(op1) ← (	(op1) ∨ (	op2)				
Data Types	WORD						
Description			-			e operand specific he result is then s	
Condition Flags	E	Z	V	С	N	-	
	*	*	0	0	*		
						vest possible neg nd of a table.	ative number.
	Z Set if	result eq	luals zer	o. Cleare	ed otherv	vise.	
	V Alway	s cleare	d.				
	C Alway	s cleare	d.				
	N Set if	the most	t significa	ant bit of	the resu	lt is set. Cleared	otherwise.
Addressing Modes	Mnemoni	с			Form	at	Bytes
	OR	Rw <sub>n</sub> ,	Rw <sub>m</sub>		70 nr	n	2
	OR	Rw <sub>n</sub> ,	[Rw <sub>i</sub> ]		78 n:	10ii	2
	OR	Rw <sub>n</sub> ,	[Rw <sub>i</sub> +]		78 n:	11ii	2
	OR	Rw <sub>n</sub> ,	#data3		78 n:	0###	2
	OR	reg, #	data16			R ## ##	4
	OR	reg, n	nem			R MM MM	4
	OR	mem,	, reg		74 R	R MM MM	4

ORB			Logica	al OR			ORB
Syntax	ORB	op1,	op2				
Operation	$(op1) \leftarrow (op1)$	op1) v (	(op2)				
Data Types	BYTE						
Description			-			e operand specifi he result is then	• •
Condition Flags	E	z	V	С	N	1	
	*	*	0	0	*		
						vest possible neo nd of a table.	gative number.
	Z Set if r	esult ec	uals zer	o. Cleare	ed otherv	vise.	
	V Always	s cleare	d.				
	C Always	s cleare	d.				
	N Set if t	he mos	t significa	ant bit of	the resu	lt is set. Cleared	otherwise.
Addressing Modes	Mnemonio	;			Form	nat	Bytes
	ORB	Rb <sub>n</sub> ,	Rb <sub>m</sub>		71 nr	n	2
	ORB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> ]		79 n:	10ii	2
	ORB		[Rw <sub>i</sub> +]		79 n:		2
	ORB		#data3			0###	2
	ORB	•	#data16			R ## xx	4
	ORB	reg, r				R MM MM	4
	ORB	mem	, reg		10 K	R MM MM	4

#### PCALL PCALL Push Word and Call Subroutine Absolute

Syntax	PCALL	op1, o	op2			
Operation	$(tmp) \leftarrow (SP) \leftarrow (SP) \leftarrow (SP)) \leftarrow (SP) \leftarrow (SP) \leftarrow (SP) \leftarrow (SP)) \leftarrow (SP)) \leftarrow (SP)) \leftarrow (IP) \leftarrow op$	SP) - 2 (tmp) SP) - 2 (IP)				
Data Types	WORD					
Description	pointer, I location s to the ins	P, onto t specified truction	he syster by the s following	m stack, econd op the brar	and brai berand o hch instru	and the value of the instruction nches to the absolute memory p2. Because IP always points uction, the value stored on the s of the calling routine.
Condition Flags	E	Z	V	С	N	1
	*	*	-	-	*	
		the value	e of the p	oushed o	nerand o	op1 represents the lowest pos-
	table.	negative				se. Used to signal the end of a
	table.	•	number.	Cleared	otherwi	
	table. Z Set if wise.	•	number.	Cleared	otherwi	se. Used to signal the end of a
	table. Z Set if wise.	the value	number.	Cleared	otherwi	se. Used to signal the end of a
	table. Z Set if wise. V Not af C Not af	the value fected. fected. the most	number.	Cleared	otherwis	se. Used to signal the end of a

Addressing Modes	Mnemonic	;	Format	Bytes
	PCALL	reg, caddr	E2 RR MM MM	4

POP	Pop Word from System Stack PO							
Syntax	POP	op1						
Operation	$(tmp) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$ $(op1) \leftarrow (tmp)$							
Data Types	WORD							
Description	Pops one word from the system stack specified by the Stack Pointer into the operand specified by op1. The Stack Pointer is then incremented by two.							
Condition Flags	E	z	v	С	N	7		
	*	*	-	-	*			
							vest possible neg- end of a table.	
	Z Set if the	ne value	of the p	opped w	vord equ	als zero. Clea	ared otherwise.	
	V Not aff	ected.						
	C Not aff	ected.						
	N Set if th wise.	ne most	significa	ant bit of	the popp	bed word is se	et. Cleared other-	
Addressing Modes	Mnemonio	;		Fo	ormat		Bytes	
	POP	reg		FC	RR		2	

# PRIOR

**Prioritize Register** 

### PRIOR

Syntax	PRIOR op1, op2								
Operation	$\begin{array}{l} (tmp) \leftarrow (op2) \\ (count) \leftarrow 0 \\ DO \ WHILE \ (tmp_{15}) \neq 1 \ AND \ (count) \neq 15 \ AND \ (op2) \neq 0 \\ (tmp_n) \leftarrow (tmp_{n-1}) \\ (count) \leftarrow (count) + 1 \\ END \ WHILE \\ (op1) \leftarrow (count) \end{array}$								
Data Types	WORD								
Description	This instruction stores a count value in the word operand specified by op1 indicating the number of single bit shifts required to normalize the operand op2 so that its MSB is equal to one. If the source operand op2 equals zero, a zero is written to operand op1 and the zero flag is set. Otherwise the zero flag is cleared.								
Condition Flags	E	Z	v	С	N	-			
	0	*	0	0	0				
	E Alway	s cleare	d.			_			
	Z Set if	the sour	ce opera	and op2 (	equals ze	ero. Cleared oth	erwise.		
	V Alway	s cleare	d.						
	C Alway	s cleare	d.						
	N Alway	s cleare	d.						
Addressing Modes	Mnemon				ormat		Bytes		
	PRIOR	Rw <sub>n</sub> ,	Rw <sub>m</sub>	28	3 nm		2		

PUSH	Pus	PUSH							
Syntax	PUSH	op1							
Operation	$\begin{array}{l} (tmp) \leftarrow (op1) \\ (SP) \leftarrow (SP) - 2 \\ ((SP)) \leftarrow (tmp) \end{array}$								
Data Types	WORD	WORD							
Description	Moves the word specified by operand op1 to the location in the internal system stack specified by the Stack Pointer, after the Stack Pointer has been decremented by two.								
Condition Flags	E	z	v	С	Ν	1			
	*	*	-	-	*				
			•		•		owest possible neg- e end of a table.		
	Z Set if the	ne value	e of the p	oushed w	ord equa	als zero. Cl	eared otherwise.		
	V Not aff	ected.							
	C Not aff	ected.							
	N Set if th wise.	ne most	significa	ant bit of	the push	ed word is	set. Cleared other-		
Addressing Modes	Mnemonio	;		Fo	rmat		Bytes		
	PUSH	reg		EC	RR		2		

### **PWRDN**

### **Enter Power Down Mode**

### **PWRDN**

- Syntax PWRDN
- Operation Enter Power Down Mode

**Description** This instruction causes the part to enter the power down mode. In this mode, all peripherals and the CPU are powered down until the part is externally reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction. To further control the action of this instruction, the PWRDN instruction is only enabled when the non-maskable interrupt pin (NMI) is in the low state. Otherwise, this instruction has no effect.

Condition Flags	E	Z	V	С	Ν		
	-	-	-	-	-		
	E Not a	ffected.					
	Z Not affected.						
	V Not a	ffected.					
	C Not a	ffected.					
	N Not a	ffected.					
Addressing Modes	Mnemon	ic		Fc	ormat		
	PWRDN			97	68 97 9		

RET	Return from Subroutine <b>RE</b>								
Syntax	RET								
Operation		$(IP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$							
Description	Returns from a subroutine. The IP is popped from the system stack. Exe- cution resumes at the instruction following the CALL instruction in the call- ing routine.								
Condition Flags	E	Z	V	С	Ν				
	-	-	-	-	-				
	E Not a	ffected.				-			
	Z Not a	ffected.							
	V Not a	ffected.							
	C Not a	ffected.							
	N Not a	ffected.							
Addressing Modes	Mnemon RET	ic		-	ormat 3 00		Bytes 2		

RETI	Return from Interrupt Routine RE								
Syntax	RETI								
Operation	$\begin{split} (IP) &\leftarrow ((SP)) \\ (SP) &\leftarrow (SP) + 2 \\ IF (SYSCON.SGTDIS=0) \text{ THEN} \\ (CSP) &\leftarrow ((SP)) \\ (SP) &\leftarrow (SP) + 2 \\ END \text{ IF} \\ (PSW) &\leftarrow ((SP)) \\ (SP) &\leftarrow (SP) + 2 \end{split}$								
Description	the syste	m stack. ed. The p The CSF	Executiorevious Pis only	on resun system s popped i	nes at th tate is re f segme	W, IP, and C e instructior estored after ntation is er egister.	which had the PSW I	d been nas been	
Condition Flags	E	Z	V	С	Ν	_			
	S	S	S	S	S				
	E Resto	red from	the PS	V poppe	d from s	tack.			
	Z Resto	red from	the PS	N poppe	d from s	tack.			
	V Resto	red from	the PS	N poppe	d from s	tack.			
	C Resto	red from	the PS	N poppe	d from s	tack.			
	N Resto	red from	the PS	N poppe	d from s	tack.			
Addressing Modes	Mnemon	ic		Fo	ormat			Bytes	
	RETI			FE	3 88			2	

RETP	Return from Subroutine and Pop Word <b>RET</b>								
Syntax	RETP	op1							
Operation	$(IP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$ $(tmp) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$ $(op1) \leftarrow (tmp)$								
Data Types	WORD	WORD							
Description	Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction following the CALL instruction in the calling routine.								
Condition Flags	E	z v	С	Ν	7				
	*	* -	-	*					
	lowest					l represents the e. Used to signal			
		he value of th d otherwise.	e word pop	ped into	operand op1	l equals zero.			
	V Not aff	ected.							
	C Not aff	ected.							
		he most sign eared otherw		the word	d popped into	o operand op1 is			
Addressing Modes	Mnemonio RETP	reg		ormat B RR		Bytes 2			

RETS	Return from Inter-Segment Subroutine <b>RE</b>								
Syntax	RETS								
Operation	$(SP) \leftarrow (CSP) \leftarrow$	$(IP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$ $(CSP) \leftarrow ((SP))$ $(SP) \leftarrow (SP) + 2$							
Description	Returns from an inter-segment subroutine. The IP and CSP are popped from the system stack. Execution resumes at the instruction following the CALLS instruction in the calling routine.								
Condition Flags	Е	z	v	С	Ν				
	-	-	-	-	-				
	E Not a	fected.							
	Z Not a	fected.							
	V Not a	fected.							
	C Not a	fected.							
	N Not a	fected.							
Addressing Modes	Mnemon	ic		Fc	ormat		Bytes		
	RETS			DE	3 00		2		

# ROL

### **Rotate Left**

### ROL

Syntax	ROL	op1,	op2							
Operation	$\begin{array}{l} (\text{count}) \leftarrow (\text{op2}) \\ (C) \leftarrow 0 \\ \text{DO WHILE (count)} \neq 0 \\ (C) \leftarrow (\text{op1}_{15}) \\ (\text{op1}_n) \leftarrow (\text{op1}_{n-1})  [n=115] \\ (\text{op1}_0) \leftarrow (C) \\ (\text{count}) \leftarrow (\text{count}) - 1 \\ \text{END WHILE} \end{array}$									
Data Types	WORD	WORD								
Description	Rotates the destination word operand op1 left by as many times as speci- fied by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.									
Condition Flags	Е	Z	V	С	Ν					
			•	-						
	0	*	0	S	*					
		* s cleare	0		*					
	E Alway	s cleare	0 d.			/ise.				
	E Alway	s cleare result ec	0 d. juals zer	S		vise.				
	E Alway Z Set if V Alway C The c	s cleare result ec s cleare arry flag	0 d. quals zer d. is set ac	S o. Cleare	d otherv	<i>i</i> ise. t MSB shifted out of op1.				
	E Alway Z Set if V Alway C The ca Cleare	result ec result ec rs cleare arry flag ed for a i	0 d. quals zer d. is set ac rotate co	S o. Cleare cording t unt of ze	d otherw to the las					
Addressing Modes	E Alway Z Set if V Alway C The ca Cleare	s cleare result ec s cleare arry flag ed for a i the most	0 d. quals zer d. is set ac rotate co	S o. Cleare cording t unt of ze	d otherw to the las	t MSB shifted out of op1. It is set. Cleared otherwise.				
Addressing Modes	E Alway Z Set if V Alway C The ca Cleare N Set if	s cleare result ec s cleare arry flag ed for a i the most c Rw <sub>n</sub> ,	0 d. d. is set ac rotate co t significa	S o. Cleare cording t unt of ze	d otherw to the las ro. the resu	t MSB shifted out of op1. It is set. Cleared otherwise. at Bytes m 2				

### ROR

### **Rotate Right**

### ROR

Syntax	ROR	op1, (	op2								
Operation	$\begin{array}{l} (\text{count}) \leftarrow (\text{op2}) \\ (C) \leftarrow 0 \\ (V) \leftarrow 0 \\ \text{DO WHILE (count)} \neq 0 \\ (V) \leftarrow (V) \lor (C) \\ (C) \leftarrow (\text{op1}_0) \\ (\text{op1}_n) \leftarrow (\text{op1}_{n+1}) \ [n=014] \\ (\text{op1}_{15}) \leftarrow (C) \\ (\text{count}) \leftarrow (\text{count}) - 1 \\ \text{END WHILE} \end{array}$										
Data Types	WORD	WORD									
Description	Rotates the destination word operand op1 right by as many times as spec- ified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.										
Condition Flags	E	Z	v	С	N	1					
	0	*	S	S	*						
	E Alway	s cleare	d.			-					
	Z Set if	result eq	uals zero	Z Set if result equals zero. Cleared otherwise.							
	<ul> <li>V Set if in any cycle of the rotate operation a '1' is shifted out of the carry flag. Cleared for a rotate count of zero.</li> </ul>										
				e rotate o	operatior						
	flag. ( C The c	Cleared f	or a rota	e rotate o te count cording t	operatior of zero. to the las						
	flag. ( C The c Clear	Cleared f arry flag ed for a i	or a rota is set ac otate co	e rotate o te count cording t unt of ze	operatior of zero. to the las ro.	n a '1' is shifted out of the carry					
Addressing Modes	flag. ( C The c Clear	Cleared f arry flag ed for a i the most	or a rota is set ac otate co	e rotate o te count cording t unt of ze	operatior of zero. to the las ro.	n a '1' is shifted out of the carry at LSB shifted out of op1. It is set. Cleared otherwise.					
Addressing Modes	flag. ( C The c Clear N Set if	Cleared f arry flag ed for a i the most the most ic Rw <sub>n</sub> ,	or a rota is set ac rotate co significa	e rotate o te count cording t unt of ze	operatior of zero. to the las ro. the resu	a '1' is shifted out of the carry at LSB shifted out of op1. It is set. Cleared otherwise. at Bytes m 2					

SCXT		Switch Context								
Syntax	SCXT	op1, (	op2							
Operation	$(tmp2) \leftarrow$ $(SP) \leftarrow (S)$ $((SP)) \leftarrow$	$\begin{array}{l} (tmp1) \leftarrow (op1) \\ (tmp2) \leftarrow (op2) \\ (SP) \leftarrow (SP) - 2 \\ ((SP)) \leftarrow (tmp1) \\ (op1) \leftarrow (tmp2) \end{array}$								
Data Types	WORD	WORD								
Description	Used to switch contexts for any register. Switching context is a push and load operation. The contents of the register specified by the first operand, op1, are pushed onto the stack. That register is then loaded with the value specified by the second operand, op2.									
Condition Flags	E	Z	v	С	N	_				
	-	-	-	-	-					
	E Not af	fected.								
	Z Not af	fected.								
	V Not af	fected.								
	C Not af	fected.								
	N Not af	fected.								
Addressing Modes	Mnemoni	с		F	ormat	Bytes				
	SCXT SCXT	reg, # reg, r	¢data16 nem		6 RR ## 6 RR MM					

# SHL

### Shift Left

### SHL

Syntax	SHL	op1, (	op2				
Operation	$(\text{count}) \leftarrow$ $(C) \leftarrow 0$ DO WHII $(C) \leftarrow (o$ $(op1_n) \leftarrow$ $(op1_0) \leftarrow$ $(count) \leftarrow$ END WH	-E (coun p1 <sub>15</sub> ) - (op1 <sub>n-1</sub> - 0 – (count	) [n=1	15]			
Data Types	WORD						
Description	by the so with zero	urce ope s accord een 0 ar	erand op2 lingly. Th nd 15 are	2. The lea e MSB is allowed	ast signif s shifted . When u	icant bits of the into the Carry.	mes as specified e result are filled . Only shift val- s the count con-
Condition Flags	_						
Condition Flags	E	Z	V	С	N	1	
Condition Flags	<b>E</b>	<b>Z</b> *	<b>V</b>	C S	N *		
Condition Flags	0		0				
Condition Flags	0	* s cleare	0 d.	S	*	/ise.	
Condition Flags	0 E Alway	* s cleared result eq	0 d. juals zero	S	*	vise.	
Condition Flags	0 E Alway Z Set if V Alway C The c	* s cleared result eq s cleared arry flag	0 d. juals zero d.	S c. Cleare cording t	* ed otherv	<i>i</i> ise. t MSB shifted	out of op1.
Condition Flags	0 E Alway Z Set if V Alway C The c Cleare	* result eq s cleared arry flag ed for a s	0 d. juals zero d. is set ac shift cour	S c. Cleare cording t nt of zero	* ed otherv to the las		
Addressing Modes	0 E Alway Z Set if V Alway C The c Cleare	* s cleared s cleared arry flag ed for a s the most	0 d. juals zero d. is set ac shift cour	S c. Cleare cording t nt of zero	* ed otherv to the las	t MSB shifted It is set. Cleare	
	0 E Alway Z Set if V Alway C The c Cleare N Set if	* s cleared result eq s cleared arry flag ed for a s the most c Rw <sub>n</sub> ,	0 d. d. is set ac shift cour t significa	S c. Cleare cording t nt of zero	* ed otherv to the las	t MSB shifted It is set. Cleare at m	ed otherwise.

### SHR

### Shift Right

### SHR

Syntax	SHR	op1,	op2				
Operation	(op1 <sub>15</sub> )	LE (cour C) $\lor$ (V) $\Rightarrow$ p1 <sub>0</sub> ) - (op1 <sub>n+</sub> $\leftarrow$ 0 $\leftarrow$ (count	1) [n=0	.14]			
Data Types	WORD						
Description	fied by th filled with the rema flag toge remainde LSB. On	e source a zeros a inder, th ther with er bits los ly shift va	e operan ccording e Overflo the Carr st were g alues bet	d op2. Th ly. Since bw flag is ry flag he reater th ween 0 a	the most the bits used in lps the u an, less and 15 a	significant bits shifted out effe stead as a Rou user to determi than or equal	nen using a GPR
Condition Flags	E	Z	V	С	N	7	
	0	*	S	S	*		
	E Alway	s cleare	d.		1	-	
	-		uals zer	o. Cleare	ed otherv	vise.	
			cle of th	•		a '1' is shifted	out of the carry
			is set ac shift cou			st LSB shifted	out of op1.
	N Set if	the mos	t significa	ant bit of	the resu	It is set. Cleare	ed otherwise.
Addressing Modes	Mnemon	ic			Form	nat	Bytes
	SHR	Rw <sub>n</sub> ,			6C n		2
	SHR	кw <sub>n</sub> ,	#data4		7C #	n	2

SRST		Sc	oftware	e Rese	t	SRST	•
Syntax	SRST						
Operation	Software	Reset					
Description	the same reset. To	e effect o	n the mi	crocontro	oller as a n is not a	re reset. A software reset has n externally applied hardware accidentally executed, it is	
Condition Flags	E	Z	V	С	N	1	
	0	0	0	0	0		
	E Alway	/s cleared	d.				
	Z Alway	/s cleared	d.				
	V Alway	/s cleared	d.				
	C Alway	/s cleared	d.				
	N Alway	/s cleared	d.				
Addressing Modes	Mnemon SRST	ic			Form B7 48	at Bytes 3 B7 B7 4	

### SRVWDT

Service Watchdog Timer

### SRVWDT

- Syntax SRVWDT
- Operation Service Watchdog Timer

**Description** This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

Condition Flags	E	Z	V	С	Ν	_	
	-	-	-	-	-		
	E Not a	ffected.					
	Z Not a	ffected.					
	V Not a	ffected.					
	C Not a	ffected.					
	N Not a	ffected.					
Addressing Modes	Mnemor	nic			Form	at	
	SRVWD	Т			A7 58	3 A7 A7	
SUB		Integ	ger Su	btracti	on		SUB
------------------------	------------	-------------------	---------------------	------------	-----------	--	---------------
Syntax	SUB	op1, (	op2				
Operation	(op1) ← (	op1) - (d	op2)				
Data Types	WORD						
Description		by op2 f	rom the o	•		ion of the source nd specified by o	•
<b>Condition Flags</b>	Е	z	V	С	Ν		
	*	*	*	S	*		
	Cleare	d other	wise. Use	ed to sig	nal the e	vest possible neg nd of a table.	ative number.
	Z Set if r						natha ranna
						ie. the result can ed otherwise.	not be repre-
	C Set if a	a borrow	ı is gene	rated. Cl	eared ot	herwise.	
	N Set if t	he most	t significa	ant bit of	the resu	It is set. Cleared	otherwise.
Addressing Modes	Mnemoni	C			Form	at	Bytes
	SUB	Rw <sub>n</sub> ,	Rw <sub>m</sub>		20 nr	n	2
	SUB	Rw <sub>n</sub> ,	[Rw <sub>i</sub> ]		28 n:	10ii	2
	SUB	Rw <sub>n</sub> ,	[Rw <sub>i</sub> +]		28 n:	11ii	2
	SUB	Rw <sub>n</sub> ,	#data3		28 n:	0###	2
	SUB	reg, #	data16			R ## ##	4
	SUB	reg, r				R MM MM	4
	SUB	mem,	, reg		24 R	R MM MM	4

SUBB		Integ	ger Su	btracti	on		SUBB
Syntax	SUBB	op1, d	op2				
Operation	(op1) ← (	op1) - (c	op2)				
Data Types	BYTE						
Description		by op2 f	rom the o	•		ion of the source nd specified by o	•
Condition Flags	Е	Ζ	V	С	Ν	_	
	*	*	*	S	*		
			•	•		vest possible neg nd of a table.	ative number.
	Z Set if r	esult eq	uals zero	o. Cleare	d otherv	vise.	
						ie. the result can ed otherwise.	not be repre-
	C Set if a	a borrow	is gene	rated. Cl	eared ot	herwise.	
	N Set if t	he most	significa	ant bit of	the resu	lt is set. Cleared	otherwise.
Addressing Modes	Mnemoni	C			Form	at	Bytes
	SUBB	Rb <sub>n</sub> , I	Rb <sub>m</sub>		21 nr	n	2
	SUBB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> ]		29 n:	10ii	2
	SUBB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> +]		29 n:	11ii	2
	SUBB	••	#data3			0###	2
	SUBB	0.	data16			R ## xx	4
	SUBB	reg, n				R MM MM	4
	SUBB	mem,	reg		25 R	R MM MM	4

SUBC	Integer Subtraction with Carry SUBC					SUBC	
Syntax	SUBC	op1,	op2				
Operation	$(op1) \leftarrow (op1)$	op1) - ((	op2) - (C	)			
Data Types	WORD						
Description	specified t tion opera	by op2 and spee	and the p cified by	oreviousl op1. The	y genera e result is	tion of the sour ated carry bit fro s then stored in precision arith	om the destina- op1. This
Condition Flags	E	Z	v	С	N	-	
	*	S	*	S	*		
						vest possible n nd of a table.	egative number.
	Z Set if re wise.	esult ec	juals zero	o and the	e previou	s Z flag was se	et. Cleared other-
						ie. the result c ed otherwise.	annot be repre-
	C Set if a	borrov	v is gene	rated. Cl	eared ot	herwise.	
	N Set if the	ne mos	t significa	ant bit of	the resu	lt is set. Cleare	ed otherwise.
Addressing Modes	Mnemonic	;			Form	nat	Bytes
		Rw <sub>n</sub> ,			30 nr		2
	SUBC		[Rw <sub>i</sub> ]		38 n:		2
	SUBC		[Rw <sub>i</sub> +]		38 n:		2
	SUBC SUBC		#data3 #data16			0### R ## ##	2 4
	SUBC	reg, r				R MM MM	4
	SUBC	mem				R MM MM	4

SUBCB	Integer Subtraction with Carry SUBCE						SUBCB
Syntax	SUBCB	op1, (	op2				
Operation	$(op1) \leftarrow (op1)$	op1) - (d	op2) - (C	)			
Data Types	BYTE						
Description	specified I tion opera	Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.					
Condition Flags	E	Z	v	С	N	-	
	*	*	*	S	*		
						vest possible i nd of a table.	negative number.
	Z Set if r	esult eq	uals zero	o. Cleare	d otherw	vise.	
						ie. the result ed otherwise.	cannot be repre-
	C Set if a	borrow	is gene	rated. Cl	eared ot	herwise.	
	N Set if the	he most	t significa	ant bit of	the resu	lt is set. Clear	red otherwise.
Addressing Modes	Mnemonio	;			Form	at	Bytes
	SUBCB	Rb <sub>n</sub> ,	Rb <sub>m</sub>		31 nr	n	2
	SUBCB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> ]		39 n:	10ii	2
	SUBCB		[Rw <sub>i</sub> +]		39 n:		2
	SUBCB		#data3			0###	2
	SUBCB	•	#data16			R ## xx	4
	SUBCB	reg, r					4
	SUBCB	mem	, ieg		30 K	R MM MM	4

# **SIEMENS**

## **TRAP**

Software Trap

## **TRAP**

Syntax	TRAP	op1				
Operation	$(SP) \leftarrow (S)$ $((SP)) \leftarrow$ $IF (SYSC)$ $(SP) \leftarrow ((SP)) \leftarrow$ $(CSP) \leftarrow$ $END IF$ $(SP) \leftarrow (S)$ $((SP)) \leftarrow$ $((SP)) \leftarrow$ $(IP) \leftarrow ze$	(PSW) ON.SGT SP) - 2 (CSP) 0 SP) - 2 (IP)				
Description	The invok table entr software interrupt e return from or interrup	ed routin y point. T or hardw entry exc m interru ot routine	ne is def This rout vare. System cept that upt, instruct a has co	ermined tine has stem sta the CP uction is mpleted	d by bran no indica ate is pres U priority s used to d. The CS	n the specified operand, op1. ching to the specified vector ation of whether it was called by served identically to hardware level is not affected. The RETI, resume execution after the trap SP is pushed if segmentation is bit in the SYSCON register.
Condition Flags	Е	z	v	С	Ν	_
	-	-	-	-	-	
	E Not af	fected.				_
	Z Not af	fected.				
	V Not af	fected.				
	C Not af	fected.				
	N Not af	fected.				
Addressing Modes	Mnemoni TRAP	c #trap7	7		ormat B t:ttt0	Bytes 2

XOR	Logical Exclusive OR XOF						XOR
Syntax	XOR	op1, o	op2				
Operation	(op1) ← (	op1) ⊕ (	(op2)				
Data Types	WORD						
Description		2 and th	ne destin			the source of th	•
<b>Condition Flags</b>	E	Z	V	С	Ν	_	
	*	*	0	0	*		
			•	•		vest possible neg nd of a table.	gative number.
	Z Set if r	esult eq	uals zer	o. Cleare	d otherv	vise.	
	V Always	s cleare	d.				
	C Always	s cleare	d.				
	N Set if t	he most	significa	ant bit of	the resu	lt is set. Cleared	otherwise.
Addressing Modes	Mnemoni	c			Form	at	Bytes
	XOR	Rw <sub>n</sub> ,	Rw <sub>m</sub>		50 nr	m	2
	XOR	Rw <sub>n</sub> ,	[Rw <sub>i</sub> ]		58 n:	10ii	2
	XOR	Rw <sub>n</sub> ,	[Rw <sub>i</sub> +]		58 n:	11ii	2
	XOR		#data3			0###	2
	XOR	•	data16			R ## ##	4
	XOR	reg, r				R MM MM	4
	XOR	mem,	reg		54 R	R MM MM	4

XORB	Logical Exclusive OR XOR						XORB
Syntax	XORB	op1,	op2				
Operation	$(op1) \leftarrow (op1)$	op1) ⊕	(op2)				
Data Types	BYTE						
Description		2 and th	ne destin			the source c ecified by op1.	
Condition Flags	E	z	v	С	N	_	
	*	*	0	0	*		
			•	•		vest possible ne nd of a table.	gative number.
	Z Set if r	esult ec	luals zer	o. Cleare	ed otherv	vise.	
	V Always	s cleare	d.				
	C Always	s cleare	d.				
	N Set if t	he most	t significa	ant bit of	the resu	lt is set. Cleared	l otherwise.
Addressing Modes	Mnemonio	;			Form	at	Bytes
	XORB	Rb <sub>n</sub> ,	Rb <sub>m</sub>		51 ni	n	2
	XORB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> ]		59 n:	10ii	2
	XORB	Rb <sub>n</sub> ,	[Rw <sub>i</sub> +]		59 n:	11ii	2
	XORB	•••	#data3			0###	2
	XORB	-	#data16			R ## xx	4
	XORB	reg, r				R MM MM	4
	XORB	mem	, reg		55 R	R MM MM	4

#### 6 Addressing Modes

The Siemens 16-bit microcontrollers provide a lot of powerful addressing modes for access to word, byte and bit data (short, long, indirect), or to specify the target address of a branch instruction (absolute, relative, indirect). The different addressing modes use different formats and cover different scopes.

#### **Short Addressing Modes**

All of these addressing modes use an implicit base offset address to specify an 18-bit or 24-bit physical address (SAB 80C166 group or C167/5 group, respectively).

Short addressing modes allow to access the GPR, SFR or bit-addressable memory space:

#### Physical Address = Base Address + $\Delta$ \* Short Address

**Note:**  $\Delta$  is 1 for byte GPRs,  $\Delta$  is 2 for word GPRs.

Mnemonic	Physical A	ddress	Short A	Address Range	Scope	of Access
Rw	(CP)	+ 2*Rw	Rw	= 015	GPRs	(Word)
Rb	(CP)	+ 1*Rb	Rb	= 015	GPRs	(Byte)
reg	00'FE00 <sub>H</sub> 00'F000 <sub>H</sub> (CP) (CP)	+ 2*reg + 2*reg <sup>*)</sup> + 2*(reg∧0F <sub>H</sub> ) + 1*(reg∧0F <sub>H</sub> )	reg reg reg reg	$= 00_{H}EF_{H}$ $= 00_{H}EF_{H}$ $= F0_{H}FF_{H}$ $= F0_{H}FF_{H}$	SFRs ESFRs GPRs GPRs	(Word, Low byte) (Word, Low byte) <sup>*)</sup> (Word) (Bytes)
bitoff	00'FD00 <sub>H</sub> 00'FF00 <sub>H</sub> (CP)	+ 2*bitoff + 2*(bitoff∧FF <sub>H</sub> ) + 2*(bitoff∧0F <sub>H</sub> )	bitoff bitoff bitoff	= 00 <sub>H</sub> 7F <sub>H</sub> = 80 <sub>H</sub> EF <sub>H</sub> = F0 <sub>H</sub> FF <sub>H</sub>	RAM SFR GPR	Bit word offset Bit word offset Bit word offset
bitaddr		t as with bitoff. bit position.	bitoff bitpos	= 00 <sub>H</sub> FF <sub>H</sub> = 015	Any sin	gle bit

<sup>\*)</sup> The Extended Special Function Register (ESFR) area is not available in the SAB 8XC166(W) devices.

- **Rw, Rb:** Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and 'Rb' require four bits in the instruction format. The base address of the current register bank is determined by the content of register CP. 'Rw' specifies a 4-bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).
- **reg:** Specifies direct access to any (E)SFR or GPR in the currently active context (register bank). 'reg' requires eight bits in the instruction format. Short 'reg' addresses from  $00_H$  to EF<sub>H</sub> always specify (E)SFRs. In that case, the factor ' $\Delta$ ' equates 2 and the base address is 00'FE00<sub>H</sub> for the standard SFR area or 00'F000<sub>H</sub> for the extended ESFR area. 'reg' accesses to the ESFR area require a preceding EXT\*R instruction to switch the base address (not available in the SAB 8XC166(W) devices). Depending on the opcode of an instruction, either the total word (for word operations) or the low byte (for byte operations) of an SFR can be addressed via 'reg'. Note that the high byte of an SFR cannot be accessed via the 'reg' addressing mode. Short 'reg' addresses from F0<sub>H</sub> to FF<sub>H</sub> always specify GPRs. In that case, only the lower four bits of 'reg' are significant for physical address generation, and thus it can be regarded as being identical to the address generation described for the 'Rb' and 'Rw' addressing modes.
- **bitoff:** Specifies direct access to any word in the bit-addressable memory space. 'bitoff' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from  $00_{H}$  to  $7F_{H}$  use 00'FD00<sub>H</sub> as a base address, and thus they specify the 128 highest internal RAM word locations (00'FD00<sub>H</sub> h to 00'FDFE<sub>H</sub>). Short 'bitoff' addresses from  $80_{H}$  to EF<sub>H</sub> use 00'FF00<sub>H</sub> as a base address to specify the highest internal SFR word locations (00'FF00<sub>H</sub> to 00'FDE<sub>H</sub>) or use 00'F100<sub>H</sub> as a base address to specify the highest internal SFR word locations (00'FF00<sub>H</sub> to 00'FDE<sub>H</sub>) or use 00'F10E<sub>H</sub>). 'bitoff' accesses to the ESFR area require a preceding EXT\*R instruction to switch the base address (not available in the SAB 8XC166(W) devices). For short 'bitoff' addresses from F0<sub>H</sub> to FF<sub>H</sub>, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.
- **bitaddr:** Any bit address is specified by a word address within the bit-addressable memory space (see 'bitoff'), and by a bit position ('bitpos') within that word. Thus, 'bitaddr' requires twelve bits in the instruction format.

#### Long Addressing Mode

This addressing mode uses one of the four DPP registers to specify a physical 18-bit or 24-bit address. Any word or byte data within the entire address space can be accessed with this mode. The C167/5 devices also support an override mechanism for the DPP adressing scheme.

**Note:** Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized in a way that all long addresses are directly mapped onto the identical physical addresses.

Any long 16-bit address consists of two portions, which are interpreted in different ways. Bits 13...0 specify a 14-bit data page offset, while bits 15...14 specify the Data Page Pointer (1 of 4), which is to be used to generate the physical 18-bit or 24-bit address (see figure below).



Figure 6-1: Interpretation of a 16-bit Long Address

The SAB 8XC166(W) devices support an address space of up to 256 KByte, while the C167/5 devices support an address space of up to 16 MByte, so only the lower two or ten bits (respectively) of the selected DPP register content are concatenated with the 14-bit data page offset to build the physical address.

The long addressing mode is referred to by the mnemonic 'mem'.

Mnemonic	Physical A	Address	Long Address Range	Scope of Access
mem	(DPP0) (DPP1) (DPP2) (DPP3)	mem∧3FFF <sub>H</sub>    mem∧3FFF <sub>H</sub>    mem∧3FFF <sub>H</sub>    mem∧3FFF <sub>H</sub>	0000 <sub>H</sub> 3FFF <sub>H</sub> 4000 <sub>H</sub> 7FFF <sub>H</sub> 8000 <sub>H</sub> BFFF <sub>H</sub> C000 <sub>H</sub> FFFF <sub>H</sub>	Any Word or Byte
mem	pag	∥ mem∧3FFF <sub>H</sub>	0000 <sub>H</sub> FFFF <sub>H</sub> (14-bit)	Any Word or Byte
mem	seg	mem	0000 <sub>H</sub> FFFF <sub>H</sub> (16-bit)	Any Word or Byte

#### DPP Override Mechansim in the C167/5

Other than the older devices from the SAB 80C166 group the C167 and C165 devices provide an override mechanism that allows to bypass the DPP addressing scheme temporarily.

The EXTP(R) and EXTS(R) instructions override this addressing mechanism. Instruction EXTP(R) replaces the content of the respective DPP register, while instruction EXTS(R) concatenates th complete 16-bit long address with the specified segment base address. The overriding page or segment may be specified directly as a constant (#pag, #seg) or via a word GPR (Rw).



Figure 6-2: Overriding the DPP Mechanism

#### **Indirect Addressing Modes**

These addressing modes can be regarded as a combination of short and long addressing modes. This means that long 16-bit addresses are specified indirectly by the contents of a word GPR, which is specified directly by a short 4-bit address ('Rw'=0 to 15). There are indirect addressing modes, which add a constant value to the GPR contents before the long 16-bit address is calculated. Other indirect addressing modes allow decrementing or incrementing the indirect address pointers (GPR content) by 2 or 1 (referring to words or bytes).

In each case, one of the four DPP registers is used to specify physical 18-bit or 24-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly.

**Note:** The exceptions for instructions EXTP(R) and EXTS(R), ie. overriding the DPP mechanism, apply in the same way as described for the long addressing modes.

Some instructions only use the lowest four word GPRs (R3...R0) as indirect address pointers, which are specified via short 2-bit addresses in that case.

**Note:** Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized in a way that all indirect long addresses are directly mapped onto the identical physical addresses.

Physical addresses are generated from indirect address pointers via the following algorithm:

1) Calculate the physical address of the word GPR, which is used as indirect address pointer, using the specified short address ('Rw') and the current register bank base address (CP).

## GPR Address = (CP) + 2 \* Short Address

2) Pre-decremented indirect address pointers ('-Rw') are decremented by a data-typedependent value ( $\Delta$ =1 for byte operations,  $\Delta$ =2 for word operations), before the long 16-bit address is generated:

(GPR Address) = (GPR Address) -  $\Delta$ ; [optional step!]

**3)** Calculate the long 16-bit address by adding a constant value (if selected) to the content of the indirect address pointer:

## Long Address = (GPR Pointer) + Constant

4) Calculate the physical 18-bit or 24-bit address using the resulting long address and the corresponding DPP register content (see long 'mem' addressing modes).

#### Physical Address = (DPPi) + Page offset

**5)** Post-Incremented indirect address pointers ('Rw+') are incremented by a data-typedependent value ( $\Delta$ =1 for byte operations,  $\Delta$ =2 for word operations):

(GPR Pointer) = (GPR Pointer) +  $\Delta$ ; [optional step!]

The following indirect addressing modes are provided:

Mnemonic	Particularities
[Rw]	Most instructions accept any GPR (R15R0) as indirect address pointer. Some instructions, however, only accept the lower four GPRs (R3R0).
[Rw+]	The specified indirect address pointer is automatically post-incremented by 2 or 1 (for word or byte data operations) after the access.
[-Rw]	The specified indirect address pointer is automatically pre-decremented by 2 or 1 (for word or byte data operations) before the access.
[Rw+#data16]	The specified 16-bit constant is added to the indirect address pointer, before the long address is calculated.

## Constants

The C166 Family instruction set also supports the use of wordwide or bytewide immediate constants. For an optimum utilization of the available code storage, these constants are represented in the instruction formats by either 3, 4, 8 or 16 bits. Thus, short constants are always zero-extended while long constants are truncated if necessary to match the data format required for the particular operation (see table below):

Mnemonic	Word Operation	Byte Operation	
#data3	0000 <sub>H</sub> + data3	00 <sub>H</sub> + data3	
#data4	0000 <sub>H</sub> + data4	00 <sub>H</sub> + data4	
#data8	0000 <sub>H</sub> + data8	data8	
#data16	data16	data16 ∧ FF <sub>H</sub>	
#mask	0000 <sub>H</sub> + mask	mask	

Note: Immediate constants are always signified by a leading number sign '#'.

#### Instruction Range (#irang2)

The effect of the ATOMIC and EXTended instructions can be defined for the following 1...4 instructions. This instruction range (1...4) is coded in the 2-bit constant #irang2 and is represented by the values 0...3.

#### **Branch Target Addressing Modes**

Different addressing modes are provided to specify the target address and segment of jump or call instructions. Relative, absolute and indirect modes can be used to update the Instruction Pointer register (IP), while the Code Segment Pointer register (CSP) can only be updated with an absolute value. A special mode is provided to address the interrupt and trap jump vector table, which resides in the lowest portion of code segment 0.

Mnemonic	Target Address	Target Segment	Valid A	Address Range
caddr	(IP) = caddr	-	caddr	= 0000 <sub>H</sub> FFFE <sub>H</sub>
rel	(IP) = (IP) + 2*rel (IP) = (IP) + 2*(rel+1)	-	rel rel	= 00 <sub>H</sub> 7F <sub>H</sub> = 80 <sub>H</sub> FF <sub>H</sub>
[Rw]	(IP) = ((CP) + 2*Rw)	-	Rw	= 015
seg	-	(CSP) = seg	seg	= 0255(3)
#trap7	(IP) = 0000 <sub>H</sub> + 4*trap7	(CSP) = 0000 <sub>H</sub>	trap7	= 00 <sub>H</sub> 7F <sub>H</sub>

- **caddr:** Specifies an absolute 16-bit code address within the current segment. Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of 'caddr' must always contain a '0', otherwise a hardware trap would occur.
- **rel:** This mnemonic represents an 8-bit signed word offset address relative to the current Instruction Pointer contents, which points to the instruction after the branch instruction. Depending on the offset address range, either forward ('rel'=  $00_H$  to  $7F_H$ ) or backward ('rel'=  $80_H$  to  $FF_H$ ) branches are possible. The branch instruction itself is repeatedly executed, when 'rel' = '-1' (FF<sub>H</sub>) for a word-sized branch instruction, or 'rel' = '-2' (FE<sub>H</sub>) for a double-word-sized branch instruction.
- [Rw]: In this case, the 16-bit branch target instruction address is determined indirectly by the content of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated via additional pointer registers (eg. DPP registers). Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of the address pointer GPR must always contain a '0', otherwise a hardware trap would occur.
- **seg:** Specifies an absolute code segment number. The devices of the SAB 80C166 group support 4 different code segments, while the devices of the C167/5 group support 256 different code segments, so only the two or eight lower bits (respectively) of the 'seg' operand value are used for updating the CSP register.
- **#trap7:** Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine via a jump vector table. Trap numbers from  $00_H$  to  $7F_H$  can be specified, which allow to access any double word code location within the address range  $00'0000_H...00'01FC_H$  in code segment 0 (ie. the interrupt jump vector table). For the association of trap numbers with the corresponding interrupt or trap sources please refer to chapter "Interrupt and Trap Functions".

## 7 Instruction State Times

Basically, the time to execute an instruction depends on where the instruction is fetched from, and where possible operands are read from or written to. The fastest processing mode is to execute a program fetched from the internal ROM. In that case most of the instructions can be processed within just one machine cycle, which is also the general minimum execution time.

All external memory accesses are performed by the on-chip External Bus Controller (EBC), which works in parallel with the CPU. Mostly, instructions from external memory cannot be processed as fast as instructions from the internal ROM, because some data transfers, which internally can be performed in parallel, have to be performed sequentially via the external interface. In contrast to internal ROM program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external memory cycle, which is partly selectable by the user.

Processing a program from the internal RAM space is not as fast as execution from the internal ROM area, but it offers a lot of flexibility (ie. for loading temporary programs into the internal RAM via the chip's serial interface, or end-of-line programming via the bootstrap loader).

The following description allows evaluating the minimum and maximum program execution times. This will be sufficient for most requirements. For an exact determination of the instructions' state times it is recommended to use the facilities provided by simulators or emulators.

This section defines the subsequently used time units, summarizes the minimum (standard) state times of the 16-bit microcontroller instructions, and describes the exceptions from that standard timing.

#### **Time Unit Definitions**

The following time units are used to describe the instructions' processing times:

[*f*<sub>CPU</sub>]: CPU operating frequency (may vary from 1 MHz to 20 MHz).

[State]: One state time is specified by one CPU clock period. Henceforth, one State is used as the basic time unit, because it represents the shortest period of time which has to be considered for instruction timing evaluations.

1 [State] =  $1/f_{CPU}$  [s] ; for  $f_{CPU}$  = variable = 50 [ns] ; for  $f_{CPU}$  = 20 MHz

[ACT]: This ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for demultiplexed external bus modes) or three (for multiplexed external bus modes) state times plus a number of state times, which is determined by the number of waitstates programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON/BUSCONx registers.

In case of demultiplexed external bus modes: 1 ACT = (2 + (15 - MCTC) + (1 - MTTC)) States

= 100 ns ... 900 ns ; for *f*<sub>CPU</sub> = 20 MHz

In case of multiplexed external bus modes:

1\*ACT = 3 + (15 - MCTC) + (1 - MTTC) \* States = 150 ns ... 950 ns ; for  $f_{CPU}$  = 20 MHz The total time ( $T_{tot}$ ), which a particular part of a program takes to be processed, can be calculated by the sum of the single instruction processing times ( $T_{ln}$ ) of the considered instructions plus an offset value of 6 state times which considers the solitary filling of the pipeline, as follows:

 $T_{tot} = T_{11} + T_{12} + ... + T_{1n} + 6 \cdot States$ 

The time  $T_{\text{In}}$ , which a single instruction takes to be processed, consists of a minimum number ( $T_{\text{Imin}}$ ) plus an additional number ( $T_{\text{Iadd}}$ ) of instruction state times and/or ALE Cycle Times, as follows:

 $T_{In} = T_{Imin} + T_{Iadd}$ 

#### Minimum State Times

The table below shows the minimum number of state times required to process an instruction fetched from the internal ROM ( $T_{\text{Imin}}$  (ROM)). The minimum number of state times for instructions fetched from the internal RAM ( $T_{\text{Imin}}$  (RAM)), or of ALE Cycle Times for instructions fetched from the external memory ( $T_{\text{Imin}}$  (ext)), can also be easily calculated by means of this table.

Most of the 16-bit microcontroller instructions - except some of the branches, the multiplication, the division and a special move instruction - require a minimum of two state times. In case of internal ROM program execution there is no execution time dependency on the instruction length except for some special branch situations. The injected target instruction of a cache jump instruction can be considered for timing evaluations as if being executed from the internal ROM, regardless of which memory area the rest of the current program is really fetched from.

For some of the branch instructions the table below represents both the standard number of state times (ie. the corresponding branch is taken) and an additional  $T_{\text{Imin}}$  value in parentheses, which refers to the case that either the branch condition is not met or a cache jump is taken.

Instruction	7 <sub>Imin</sub> (ROM) [States]	T <sub>Imin</sub> (ROM) (@ 20 MHz CPU clock)
CALLI, CALLA	4 (+2)	200 (+100)
CALLS, CALLR, PCALL	4	200
JB, JBC, JNB, JNBS	4 (+2)	200 (+100)
JMPS	4	200
JMPA, JMPI, JMPR	4 (+2)	200 (+100)
MUL, MULU	10	500
DIV, DIVL, DIVU, DIVLU	20	1000
MOV[B] Rn, [Rm+#data16]	4	200
RET, RETI, RETP, RETS	4	200
TRAP	4	200
All other instructions	2	100

#### Minimum Instruction State Times [Unit = ns]

Instructions executed from the internal RAM require the same minimum time as if being fetched from the internal ROM plus an instruction-length dependent number of state times, as follows:

For 2-byte instructions:  $T_{\text{Imin}}(\text{RAM}) = T_{\text{Imin}}(\text{ROM}) + 4 \cdot \text{States}$ For 4-byte instructions:  $T_{\text{Imin}}(\text{RAM}) = T_{\text{Imin}}(\text{ROM}) + 6 \cdot \text{States}$ 

In contrast to the internal ROM program execution, the minimum time  $T_{\text{Imin}}(\text{ext})$  to process an external instruction additionally depends on the instruction length.  $T_{\text{Imin}}(\text{ext})$  is either 1 ALE Cycle Time for most of the 2-byte instructions, or 2 ALE Cycle Times for most of the 4-byte instructions. The following formula represents the minimum execution time of instructions fetched from an external memory via a 16-bit wide data bus:

For 2-byte instructions:  $T_{\text{Imin}}(\text{ext}) = 1 \text{ ACT} + (T_{\text{Imin}}(\text{ROM}) - 2) \text{ states}$ For 4-byte instructions:  $T_{\text{Imin}}(\text{ext}) = 2 \text{ ACTs} + (T_{\text{Imin}}(\text{ROM}) - 2) \text{ states}$ 

**Note:** For instructions fetched from an external memory via an 8-bit wide data bus, the minimum number of required ALE Cycle Times is twice the number for a 16-bit wide bus.

#### Additional State Times

Some operand accesses can extend the execution time of an instruction  $T_{\text{In}}$ . Since the additional time  $T_{\text{ladd}}$  is mostly caused by internal instruction pipelining, it often will be possible to evade these timing effects in time-critical program modules by means of a suitable rearrangement of the corresponding instruction sequences. Simulators and emulators offer a lot of facilities, which support the user in optimizing his program whenever required.

## • Internal ROM operand reads: T<sub>ladd</sub> = 2 \* States

Both byte and word operand reads always require 2 additional state times.

## • Internal RAM operand reads via indirect addressing modes: $T_{ladd} = 0$ or 1 \* State

Reading a GPR or any other directly addressed operand within the internal RAM space does NOT cause additional state times. However, reading an indirectly addressed internal RAM operand will extend the processing time by 1 state time, if the preceding instruction auto-increments or auto-decrements a GPR as shown in the following example:

l <sub>n</sub>	: MOV R1 , [R0+]	; auto-increment R0
In+1	: MOV [R3], [R2]	; if R2 points into the internal RAM space:
		; T <sub>ladd</sub> = 1 . State

In this case, the additional time can simply be avoided by putting another suitable instruction before the instruction  $I_{n+1}$  indirectly reading the internal RAM.

## • Internal SFR operand reads: $T_{ladd} = 0, 1 \cdot State \text{ or } 2 \cdot States$

Mostly, SFR read accesses do NOT require additional processing time. In some rare cases, however, either one or two additional state times will be caused by particular SFR operations, as follows:

- Reading an SFR immediately after an instruction, which writes to the internal SFR space, as shown in the following example:

I <sub>n</sub>	: MOV T0, #1000h	; write to Timer 0
I <sub>n+1</sub>	: ADD R3, T1	; read from Timer 1: T <sub>ladd</sub> = 1 * State

- Reading the PSW register immediately after an instruction, which implicitly updates the condition flags, as shown in the following example:

I <sub>n</sub>	: ADD R0, #1000h	; implicit modification of PSW flags
In+1	: BAND C, Z	; read from PSW: T <sub>ladd</sub> = 2 * States

- Implicitly incrementing or decrementing the SP register immediately after an instruction, which explicitly writes to the SP register, as shown in the following example:

I <sub>n</sub>	: MOV SP, #0FB00h	; explicit update of the stack pointer
In+1	: SCXT R1, #1000h	; implicit decrement of the stack pointer:
		: T <sub>ladd</sub> = 2 <sub>*</sub> States

In these cases, the extra state times can be avoided by putting other suitable instructions before the instruction  $I_{n+1}$  reading the SFR.

#### • External operand reads: T<sub>ladd</sub> = 1 \* ACT

Any external operand reading via a 16-bit wide data bus requires one additional ALE Cycle Time. Reading word operands via an 8-bit wide data bus takes twice as much time (2 ALE Cycle Times) as the reading of byte operands.

## • External operand writes: T<sub>ladd</sub> = 0 \* State ... 1 \* ACT

Writing an external operand via a 16-bit wide data bus takes one additional ALE Cycle Time. For timing calculations of external program parts, this extra time must always be considered. The value of  $T_{\text{ladd}}$  which must be considered for timing evaluations of internal program parts, may fluctuate between 0 state times and 1 ALE Cycle Time. This is because external writes are normally performed in parallel to other CPU operations. Thus,  $T_{\text{ladd}}$  could already have been considered in the standard processing time of another instruction. Writing a word operand via an 8-bit wide data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte operand.

## • Jumps into the internal ROM space: Tladd = 0 or 2 \* States

The minimum time of 4 state times for standard jumps into the internal ROM space will be extended by 2 additional state times, if the branch target instruction is a double word instruction at a non-aligned double word location ( $xxx2_H$ ,  $xxx6_H$ ,  $xxxA_H$ ,  $xxxE_H$ ), as shown in the following example:

label	:	; any non-aligned double word instruction : (eg. at location 0FFE <sub>H</sub> )
	:	; if a standard branch is taken:
I <sub>n+1</sub>	: JMPA cc-UC, label	: T <sub>Iadd</sub> = 2 ∗ States (T <sub>In</sub> = 6 ∗ States)

A cache jump, which normally requires just 2 state times, will be extended by 2 additional state times, if both the cached jump target instruction and its successor instruction are non-aligned double word instructions, as shown in the following example:

label	:	; any non-aligned double word instruction
		: (eg. at location 12FA <sub>H</sub> )
I <sub>t+1</sub>	:	; any non-aligned double word instruction
		: (eg. at location 12FE <sub>H</sub> )
I <sub>n+1</sub>	:JMPR cc-UC, label	; provided that a cache jump is taken:
		: T <sub>ladd</sub> = 2 <sub>*</sub> States (T <sub>In</sub> = 4 <sub>*</sub> States)

If required, these extra state times can be avoided by allocating double word jump target instructions to aligned double word addresses ( $xxx0_H$ ,  $xxx4_H$ ,  $xxx8_H$ ,  $xxxC_H$ ).

#### • Testing Branch Conditions: $T_{ladd} = 0$ or 1 \* States

Mostly, NO extra time is required for conditional branch instructions to decide whether a branch condition is met or not. However, an additional state time is required, if the preceding instruction writes to the PSW register, as shown in the following example:

I <sub>n</sub>	: BSET USR0	; write to PSW
I <sub>n+1</sub>	:JMPR cc-Z, label	; test condition flag in PSW: T <sub>ladd</sub> = 1 * State

In this case, the extra state time can simply be intercepted by putting another suitable instruction before the conditional branch instruction.