PRELIMINARY

<u>To;</u>	SPEC No. E L 0 7 2 0 8 2 I S S U E: Mar 22 1995
SPEC	IFICATIONS
LH28 Model No	<u>Flash File Memory</u> FO16SUT-70 (LHF16S05) (LHF16S05) mtains43pages including the cover and appendix.
CUSTONERS ACCEPTANCE DATE: BY:	PRESENTED $\frac{BY:}{T. WINOTO}$
	T. MINOTO Dept. General Manager REVIEWED BY: PREPARED BY: <u>J. Masako</u> T. <u>Shigemura</u> Engineering Dept. 1 Flash Memory Development Center Integrated Circuits Group SHARP CORPORATION

LHF16S05

LH28F016SU 16 Mbit (1 Mbit x 16, 2 Mbit x 8) 5V Single Voltage Flash Memory

CONTENTS	PAGE	CONTENTS	PAGE
FEATURES	2	4.0 BUS OPERATIONS, COMMAN AND STATUS REGISTER	NDS
1.0 INTRODUCTION		DEFINITIONS	10
2.0 DEVICE PINOUT	4	5.0 ELECTRICAL SPECIFICATIO	NS 16
3.0 MEMORY MAPS	8	6.0 PACKAGE AND PACKING SPECIFICATION	

NOTICE

- This publication is the proprietary product of Sharp and is copyrighted, with all rights reserved. Under the copyright laws, no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical for any purpose, in whole or in part, without the express written permission of Sharp. Express written permission is also required before any use of this publication may be made by a third party.
- The application circuit examples in this publication are provided to explain the representative applications of Sharp devices and are not intended to guarantee any circuit design or permit any industrial property right or other rights to be executed. Sharp takes no responsibility for any problems related to any industrial property right or a third party resulting from the use of Sharp's devices, except for those resulting directly from device manufacturing processes.
- In the absence of confirmation by device specification sheets, Sharp takes no responsibility for any defects that occur in equipment using any of Sharp's devices, shown in catalogs, data books, etc. Contact Sharp in order to obtain the latest device specifications sheets before using any Sharp device.
- Sharp reserves the right to make changes in the specifications, characteristics, data, materials, structures and other contents described herein at any time without notice in order to improve design or reliability. Contact Sharp in order to obtain the latest specification sheets before using any Sharp device. Manufacturing locations are also subject to change without notice.
- Observe the following points when using any device in this publication. Sharp takes no responsibility for damage caused by improper use of devices.
 - 1 The devices in this publication are designed for use in general electronic equipment designs, such as :
 - Personal computers Office automation Telecommunication equipment (except for trunk lines)
 - Test and measurement equipment Industrial control Audio visual and multimedia equipment
 - Consumer electronics
 - 2 The appropriate design measures should be taken to ensure reliability and safety when Sharp devices are used for equipment, such as :
 - Main frame computers Transportation control and safety equipment (i.e., aircraft, trains, automobiles, etc.)
 - Traffic signal Gas leakage sensor breakers Alarm equipment Various safety devices etc.
 - 3 Sharp devices shall not be used for equipment that requires an extremely high level of reliability, such as :
 - Military and aerospace applications Telecommunication equipment (trunk lines)
 - Nuclear power control equipment
 Medical equipment for life support

LHF16S05

LH28F016SU 16 MBIT (1 MBIT x 16, 2 MBIT x 8) 5V SINGLE VOLTAGE FLASH MEMORY

FEATURES

SHARE

- 5V Write/Erase Operation (5V V_{PP})
 - No Requirement for DC/DC Converter to Write/Erase
- User-Selectable 3.3V or 5V V_{cc}
- User-Configurable x8 or x16 Operation
- 70 ns Maximum Access Time
- 0.32 MB/sec Write Transfer Rate
- 100 Thousand Erase Cycles per Block
- 56-Lead, 1.2mm x 14mm x 20mm TSOP
 Package

- Revolutionary Architecture
 - Pipelined Command Execution
 - Write During Erase
 - Command Superset of Sharp LH28F008SA
- 5 μ A (Typ.) I_{cc} in CMOS Standby
- 1 μA (Typ1.) Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.6 µm ETOX[™] Flash Technology

Sharp's LH28F016SU 16-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5V single voltage operation and very high read/write performance, the LH28F016SU is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F016SU is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8-Mbit Flash memory), extended cycling, low power 3.3V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F016SU's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3V and 5.0V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.6 µm ETOX[™] process technology, the LH28F016SU is the most cost-effective, high-density 3.3V flash memory.

* ETOX is a trademark of Intel corporation.

LHF16S05

1.0 INTRODUCTION

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications.

1.1 Product Overview

The LH28F016SU is a high performance 16 Mbit (16,777,216 bit) block erasable non-volatile random access memory organized as either 1 Mword x 16 or 2 Mbyte x 8. The LH28F016SU includes thirty-two 64 KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F016SU:

- 5V Write/Erase Operation (5V V_{pp})
- 3.3V Low Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/write operation.

The LH28F016SU will be available in a 56-lead, 1.2mm thick, 14mm x 20mm TSOP type 1 package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8-Mbit Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 8 μ sec, a 25% improvement over the LH28F008SA. A Block Erase operation erases one of the 32 blocks in typically 0.7 sec, independent of the other blocks, which is about 65% improvement over the LH28F008SA.

The LH28F016SU incorporates two Page Buffers of 256 Bytes (128 Words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the LH28F008SA requires an operation to complete before the next operation can be requested, the LH28F016SU allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The LH28F016SU can also perform write operations to one block of memory while performing erase of another block.

The LH28F016SU provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable O/S or Application Code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the LH28F016SU has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

LHF16S05

The LH28F016SU contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F016SU from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F016SU incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F016SU also incorporates a dual chip-enable function with two input pins, CE_o # and CE_1 #. These pins have exactly the same functionality as the regular chipenable pin CE# on the LH28F008SA. For minimum chip designs, CE_1 # may be tied to ground and use CE_o # as the chip enable input. The LH28F016SU uses the logical combination of these two signals to enable or disable the entire chip. Both CE_o # and CE_1 # must be active low to enable the device and if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 16-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the LH28F016SU. BYTE# at logic low selects 8-bit mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A_1 becoming the lowest order address and address A_0 is not used (don't care). A device diagram is shown in Figure 1.

The LH28F016SU is specified for a maximum access time of each version, as follows:

LH28F016SUT-70

Operating Temperature	Vcc Suply	Max. Access (tacc)
0 - 70 °C	4.75 - 5.25 V	70 ns
<u>0</u> - 70 °C	4.5 - 5.5 V	80 ns
0 - 70 °C	3.0 - 3.6 V	120 ns

LH28F016SU-10

Operating Temperature	Vcc Suply	Max. Access (tacc)
0 - 70 °C	4.5 - 5.5 V	100 ns
0 - 70 °C	3.0 - 3.6 V	150 ns

The LH28F016SU incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical $\rm I_{cc}$ current is 2 mA at 5.0V (1 mA at 3.3V).

A Deep Power-Down mode of operation is invoked when the RP# (called \overrightarrow{PWD} on the LH28F008SA) pin transitions low. This mode brings the device power consumption to less than 5 μ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset tume of 400ns (LH28F016SUT-70) or 550ns(LH28F016SUT-10) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either CE_o# or CE,# transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I_{cc} standby current of 10 μ A.

2.0 DEVICE PINOUT

The LH28F016SU 56L-TSOP Type I pinout configuration is shown in Figure 2.

LHF16S05



Figure 1. LH28F016SU Block Diagram Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers.

LHF16S05

2.1 Lead Descriptions

Symbol	Туре	Name and Function
A ₀	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the A_0 input buffer is turned off when BYTE# is high).
A ₁ -A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block. A_{6-15} selects 1 of 1024 rows, and A_{1-5} selects 16 of 512 columns. These addresses are latched during Data Writes.
A ₁₆ -A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ -DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ8-DQ15	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
CE ₀ #, CE ₁ #	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CE_0 # or CE_1 # high, the device is de-selected and power consumption reduces to Standby levels upon completion of any current Data-Write or Erase operations. Both CE_0 #, CE_1 # must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of CE_0 # or CE_1 #. The first rising edge of CE_0 # or CE_1 # disables the device.
RP#	INPUT	RESET/POWER-DOWN: RP# low places the device in a Deep Power- Down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from Deep Power-Down, a recovery time of 400ns (LH28F016SUT-70) or 550ns (LH28F016SUT-10) is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared).
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CE _X # overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE ₀ #, CE ₁ # are high), except if a RY/BY# Pin Disable command is issued.

LHF16S05

2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in x8 mode. All data is then input or output on DQ ₀₋₇ , and DQ ₈₋₁₅ float. Address Ao selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A ₀ input buffer. Address A ₁ , then becomes the lowest order address.
3/5#	INPUT	 3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation. NOTES: Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
V _{PP}	SUPPLY	ERASE/WRITE POWER SUPPLY (5.0V ± 0.5V): For erasing memory array blocks or writing words/bytes/pages into the flash array.
Vcc	SUPPLY	DEVICE POWER SUPPLY (3.3V ± 0.3V, 5.0V ± 0.5V): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating.



Figure 2. TSOP Configuration



LHF16S05

3.0 MEMORY MAPS

			-
1FFFFFH	64 KByte Block	31	
1F0000H 1EFFFFH	64 KByte Block	30	
1 50000H 1DFFFFH			
1D0000H 1CFFFFH	64 KByte Block	29	
1C00000H 1BFFFFH	64 KByte Block	28	
1B0000H	64 KByte Block	27	
1AFFFFH 1A0000H	64 KByte Block	26	
19FFFH 190000H	64 KByte Block	25	
18FFFFH 180000H	64 KByte Block	24	
17EEEH 170000H	64 KByte Block	23	
16FFFFH	64 KByte Block	22	
160000H 15FFFFH	64 KByte Block	21	
150000H 14FFFFH			
140000H 13FFFFH	64 KByte Block	20	
130000H 12FFFFH	64 KByte Block	19	
120000H	64 KByte Block	18	
11FFFFH 110000H	64 KByte Block	17	
10FFFH 100000H	64 KByte Block	16	
0FFFFFH 0F0000H	64 KByte Block	15	
OEFFFFH OE0000H	64 KByte Block	14	
ODFFFFH OD0000H	64 KByte Block	13	
0CFFFFH 0C0000H	64 KByte Block	12	
00000H 08FFFH 080000H	64 KByte Block	11	
OAFFFFH	64 KByte Block	10	
0A0000H 09FFFFH	64 KByte Block	9	
090000H 08FFFFH		8	
080000H 07FFFFH	64 KByte Block		
070000H 06FFFFH	64 KByte Block	7	
060000H 05FFFFH	64 KByte Block	6	
050000н	64 KByte Block	5	
04FFFFH 040000H	64 KByte Block	4	
03FFFFH 030000H	64 KByte Block	3	
02FFFFH 020000H	64 KByte Block	2	
01FFFFH	64 KByte Block	1	
010000H 00FFFFH	64 KByte Block	0	
нооооо			

Figure 3. LH28F016SU Memory Map (Byte-wide mode)

LHF16S05

3.1 Extended Status Registers Memory Map





Figure 4.1 Extended Status Register Memory Map (Byte-wide mode) Figure 4.2 Extended Status Register Memory Map (Word-wide mode)

* In Word-wide mode A_0 don't care, address values are ignored A_0

LHF16S05

4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₁	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	VIH	VIL	VIL	VIL	VIH	X	DOUT	X
Output Disable	1,6,7	VIH	ViL	VIL	VIH	ViH	X	High Z	X
Standby	1,6,7	ViH	V _{IL} VIH VIH	V _{IH} V _{IL} V _{IH}	x	х	×	High Z	x
Deep Power-Down	1,3	ViL	Х	Х	х	X	X	High Z	V _{OH}
Manufacturer ID	4	VIH	V _{IL}	VIL	VIL	VIH	VIL	оовон	VOH
Device ID	4	VIH	V _{IL}	VIL	VIL	ViH	VIH	6688H	V _{OH}
Write	1,5,6	VIH	V _{IL}	VIL	VIH	ViL	Х	D _{IN}	X

4.1 Bus Operations for Word-Wide Mode (BYTE# = V_{μ})

4.2 Bus Operations For Byte-Wide Mode (BYTE# = V_{IL})

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A	DQ ₀₋₇	RY/BY#
Read	1,2,7	VIH	VIL	VIL	VIL	VIH	X	DOUT	Х
Output Disable	1,6,7	VIH	VIL	VIL	Vін	VIH	X	High Z	x
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	х	х	×	High Z	х
Deep Power-Down	1,3	VIL	х	х	x	х	x	High Z	V _{OH}
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	ВОН	V _{OH}
Device ID	4	V _{IH}	VIL	VIL	VIL	VIH	VIH	88H	V _{OH}
Write	1,5,6	VIH	VIL	ViL	VIH	VIL	Х	Din	X

NOTES:

1. X can be V_{H} or V_{L} for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH} .

2. RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. When the RY/BY# at V_{OH} is independent of OE# while a WSM operation is in progress.

3. RP# at GND ± 0.2V ensures the lowest deep power-down current.

4. A_o and A_1 at V_{μ} provide manufacturer ID codes in x8 and x16 modes respectively.

A, and A, at V_{III} provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.

5. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when $V_{pp} = V_{ppt}$.

6. While the WSM is running, RY/BY# in Level-Mode (default) stays at V_{oL} until all operations are complete. RY/BY# goes to V_{oH} when the WSM is not busy or in erase suspend mode.

7. RY/BY# may be at V_{oL} while the WSM is busy performing various operations. For example, a status register read during a write operation.

LHF16S05

4.3 LH28F008SA-Compatible Mode Command Bus Definitions

Command	Notes	Fir	st Bus Cy	cle	Second Bus Cycle			
command	Notes	Oper	Addr	Data	Oper	Addr	Data	
Read Array		Write	x	FFH	Read	AA	AD	
Intelligent Identifier	1	Write	X	90H	Read	IA	ID	
Read Compatible Status Register	2	Write	X	70H	Read	x	CSRD	
Clear Status Register	3	Write	X	50H				
Word/Byte Write		Write	х	40H	Write	WA	WD	
Alternate Word/Byte Write		Write	х	10H	Write	WA	WD	
Block Erase/Confirm	4	Write	x	20H	Write	BA	DOH	
Erase Suspend/Resume	4	Write	х	вон	Write	Х	DOH	

ADDRESS

ADDRESS	•	DATA
AA = Array Address		AD = Array Data
BA = Block Address		CSRD = CSR Data
IA = Identifier Address		ID = Identifier Data
WA = Write Address		WD = Write Data
X = Don't Care		

NOTES:

1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.

2. The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.

3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.

See Status register definitions.

4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS=0, WASM=1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed. When you use Erase Suspend/Resume command, we recommend to issue serial Block Erase command (20H, D0H) and Resume command (D0H). (Refer to 4.4 Performance Enhancement Command Bus Definitions.)

• 23

LHF16S05

4.4 LH28F016SU-Performance Enhancement Command Bus Definitions

Command	Mode	Notes	Firs	First Bus Cycle			ond Bu	s Cycle	Third Bus Cycle		
		notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data
Read Extended Status Register		1	Write	x	71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	x	72H						
Read Page Buffer			Write	x	75H	Read	PA	PD			
Single Load to Page Buffer			Write	х	74H	Write	PA	PD			<u> </u>
Sequential Load to	×8	4,6,10	Write	х	E0H	Write	х	BCL	Write	х	всн
Page Buffer	x16	4,5,6,10	Write	х	EOH	Write	х	WCL	Write	х	wсн
Page Buffer Write	-x8	3,4,9,10	Write	х	осн	Write	A 0	BC(L,H)	Write	WA	BC(H,L)
to Flash	x16	4,5,10	Write	х	0CH	Write	Х	WCL	Write	WA	WCH
Two-Byte Write	x8	3	Write	х	FBH	Write	A 0	WD(L,H)	Write	WA	WD(H,L)
Lock Block /Confirm			Write	х	77H	Write	BA	DOH			
Upload Status Bits /Confirm		2	Write	х	97H	Write	х	DOH			
Upload Device Information			Write	х	99H	Write	x	DOH	Read	PA	PD
Erase All Unlocked Blocks/Confirm			Write	х	A7H	Write	x	DOH			
RY/BY# Enable to Level-Mode		8	Write	x	96H	Write	x	01H′			
RY/BY# Pulse-On- Write		8	Write	х	96H	Write	x	02H			
RY/BY# Pulse-On- Erase		8	Write	x	96H	Write	х	03Н			
RY/BY# Disable		8	Write	x	96H	Write	x	04H			
Sleep			Write	x	FOH						
Abort		_	Write	x	80H						
Block Erase /Confirm		11	Write	x	20H	Write	ВА	DOH	Write	x	ДОН
Erase All Unlocked Blocks /Confirm		11	Write	x	A7H	Write	x	D0H	Write	x	DOH

ADDRESS

BA = Block Address PA = Page Buffer Address RA = Extended Register Address WA = Write Address X = Don't Care

DATA

AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data WC (L.H) = Word Count (Low, High) BC (L.H) = Byte Count (Low, High) WD (L.H) = Write Data (Low, High)

LHF16S05

NOTES:

1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps. 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.

3. A_o is automatically complemented to load second byte of data. BYTE# must be at V_{ij} .

 A_0 value determines which WD/BC is supplied first: $A_0 = 0$ looks at the WDL/BCL, $A_0 = 1$ looks at the WDH/BCH.

4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.

In x16 mode, only the lower byte DQ_{0.7} is used for WCL and WCH. The upper byte DQ_{8.15} is a don't care.
 PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.

7. This command allows the user to swap between available Page Buffers (0 or 1).

8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.

9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer.

Refer to the LH28F016SU User's Manual.

10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.

11. Unless you issue erase suspend command, it is no necessary to input D0H on third bus cycle.

WSN	л <u>s</u>	ESS	ES	DWS	VDDC					
L		L	í <u></u>	0005	VPPS	R	R	R		
7		6	5	4	3	2	1	0		
CSR.7 =	WRITI 1 = Re 0 = Bu	•	HINE STATUS	NOTES: RY/BY# output or WSMS bit must be checked to de- termine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.						
CSR.6 =	1 = Er	E-SUSPEND S ase Suspended ase in Progress						633.		
CSR.5 =	1 = Er	E STATUS (ES) ror in Block Era: Iccessful Block I	sure	:	If DWS and ES are set to "1" during an erase at- tempt, an improper command sequence was en- tered. Clear the CSR and attempt the operation again.					
CSR.4 =	1 = Eri	WRITE STATU ror in Data Write ita Write Succes	e		-					
CSR.3 =		ATUS (VPPS) , Low Detect, O , OK	peration Abor	t i I i	The VPPS bit, unli vide continuous i nterrogates V _{PP} 's Erase command s nforms the syster VPPS is not guara petween V _{PPL} and	ndication o level only a equences h n if V _{PP} has inteed to rep	f V _{PP} level. ⁻ after the Data ave been ent not been sw	The WSM a-Write or tered, and itched on.		

4.5 Compatible Status Register

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use: mask them out when polling the CSR.

LHF16S05

4.6 Global Status Register

WSN	IS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS		
7		6	5	4	3	2	1	0		
GSR.7 =	WRI ⁻ 1 = F 0 = E	Ready	ACHINE STAT	US (WSMS)	to determine completion of an operation Lock, Suspend, any RY/BY# reconfiguratio load Status Bits, Erase or Data Write) befo appropriate Status bit (OSS or DOS) is check					
GSR.6 =	1 = C	peration Sus	PEND STATU Dended rogress/Comp		SUCCESS	5.				
GSR.5 =	1 = 0	peration Unsu		DOS) ently Running						
GSR.4 =	1 = D	CE SLEEP S ⁻ evice in Sleep evice Not in S)							
MATRIX	00 = 0	Operation Suc Running	cessful or Cur	rently	If operation currently running, then GSR.7 = 0.					
	01 = [-	p Mode or Pe uccessful	nding Sleep	If device pending sleep, then $GSR.7 = 0$.					
005.0			uccessful or A	borted	Operation aborted: Unsuccessful due to A command.					
GSH.3 =	1 = Qı	JE STATUS ((ueue Full ueue Available	,							
GSR.2 =	1 = Or	BUFFER AV ne or Two Pag Page Buffer	AILABLE STA je Buffers Ava Available	TUS (PBAS) ilable	The devi	ce contains two	Page Buffers.			
GSR.1 =	1 = Se	BUFFER ST elected Page E elected Page E	Buffer Ready			Page Buffer is	currently busy	with WSM		
	1 = Pa	BUFFER SEI ge Buffer 1 S ge Buffer 0 S		S (PBSS)	operation					

NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

LHF16S05

4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R			
7	6	5	4	3	2	1	0			
BSR.7 =	BLOCK STATUS 1 = Ready 0 = Busy	6 (BS)		NOTES: [1] RY/BY# output or BS bit must be checked to deter- mine completion of an operation (Block Lock, Sus- pend, Erase or Data Write) before the appropriate Sta-						
BSR.6 =	BLOCK-LOCK S 1 = Block Unlock 0 = Block Locked	ed for Write/Er			BLS) is checked	for success				
BSR.5 =	BLOCK OPERA 1 = Operation Ur 0 = Operation Su Currently Ru	nsuccessful accessful or	(BOS)							
BSR.4 =	BLOCK OPERA (BOAS) 1 = Operation At 0 = Operation No	oorted	STATUS	The BOAS bit v	will not be set un	til BSR.7 = 1				
MATRIX	5/4 00 = Operation S Currently Ru 01 = Not a valid 0 10 = Operation L 11 = Operation A	unning Combination Insuccessful		Operation halte	ed via Abort com	mand.				
BSR.3 =	QUEUE STATUS 1 = Queue Full 0 = Queue Availa									
BSR.2 =	V_{pp} STATUS (VP 1 = V_{pp} Low Dete 0 = V_{pp} OK		bort							

NOTES:

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the BSRs.

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

LHF16S05

5.0 **ELECTRICAL SPECIFICATIONS**

Absolute Maximum Ratings* 5.1

Temperature Under Bias 0°C to + 80°C Storage Temperature - 65°C to + 125°C

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

V_{cc} = 3.3V \pm 0.3V Systems⁽⁴⁾

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	v	
Vpp	VPP Supply Voltage with Respect to GND	2	- 0.2	7.0	V	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	V _{CC} + 0.5	V	
1	Current into any Non-Supply Pin			± 30	mA	
ЮЛТ	Output Short Circuit Current	3		100	mA	

V_{cc} = 5.0V \pm 0.5V Systems⁽⁴⁾

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	V	
VPP	VPP Supply Voltage with Respect to GND	2	- 0.2	7.0	v	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	7.0	v	
1	Current into any Non-Supply Pin			± 30	mA	
IOUT	Output Short Circuit Current	3		100	mA	

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level may undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{cc} + 0.5V which, during transitions, may overshoot to V_{cc} + 2.0V for periods < 20 ns.

3. Output shorted for no more than one second. No more than one output shorted at a time.

4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

LHF16S05

5.2 Capacitance

For a 3.3V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T _A = 25°C, f = 1.0 MHz
COUT	Capacitance Looking into an Output Pin	1	8	12	pF	T _A = 25°C, f = 1.0 MHz
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For $V_{CC} = 3.3V \pm 0.3V$
	Equivalent Testing Load Circuit			2.5	ns	50Ω transmission line delay

For a 5.0V System: -

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
CIN	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T _A = 25°C, f = 1.0 MHz
COUT	Capacitance Looking into an Output Pin	1	8	12	pF	T _A = 25°C, f = 1.0 MHz
CLOAD	Load Capacitance Driven by Outputs			100	pF	For $V_{CC} = 5.0V \pm 0.5V$
	for Timing Specifications	'		30	pF	For V _{CC} = 5.0V ± 0.25V
	Equivalent Testing Load Circuit $V_{cc} \pm 10\%$			2.5	ns	25Ω transmission line delay
	Equivalent Testing Load Circuit V _{CC} ±5%			2.5	ns	83Ω transmission line delay

NOTE:

1. Sampled, not 100% tested.

LHF16S05

5.3 Timing Nomenclature

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

- $t_{cE} = t_{ELOV}$ time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)
- t_{oE} t_{GLOV} time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)
- $t_{ACC} = t_{AVOV}$ time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
- t_{AS} t_{AVWH} time(t) from address (A) valid (V) to WE# (W) going high (H)
- $t_{DH} = t_{WHDx}$ time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
A	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE# (Chip Enable)	X	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
W	WE# (Write Enable)		
P	RP# (Deep Power-Down Pin)	1	
R	RY/BY# (Ready/Busy#)		
V	Any Voltage Level	1	
Y	3/5# Pin		
5V	V _{CC} at 4.5V Minimum		
ЗV	V _{CC} at 3.0V Minimum		

LHF16S05



Figure 5. Transient Input/Output Reference Waveform (V_{cc} = 5.0V)



Figure 6. Transient Input/Output Reference Waveform ($V_{cc} = 3.3V$)

LHF16S05











Figure 9. High Speed Transient Equivalent Testing Load Circuit (V $_{cc}$ = 5.0V $\pm\,5\%$)

LHF16S05

5.4 DC Characteristics

 $V_{cc} = 3.3V \pm 0.3V$, $T_A = 0$ °C to + 70 °C 3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{IL}	Input Load Current	1			± 1	μA	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
ILO	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC} Max$, $V_{IN} = V_{CC} or GND$
Iccs	V _{CC} Standby Current	1,4		4	8	μA	$V_{CC} = V_{CC} Max,$ $CE_0#, CE_1#, RP# = V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = V _{CC} ± 0.2V or GND ± 0.2V
udr	-			1	4	mA	V _{CC} = V _{CC} Max, CE ₀ #, CE ₁ #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}
ICCD	V _{CC} Deep Power-Down Current	1		1	5	μA	RP# = GND ± 0.2V
ICCR1	V _{CC} Read Current	1,3,4		30	35	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max}, \\ CMOS: CE_0 \mbox{{\sc H}}, \mbox{ CE}_1 \mbox{{\sc H}} = \mbox{ GND } \pm 0.2 \mbox{ Vor } V_{CC} \pm 0.2 \mbox{ Vor } V_{CC} \pm 0.2 \mbox{ Inputs } = \mbox{ GND } \pm 0.2 \mbox{ or } V_{CC} \pm 0.2 \mbox{ V}, \\ \mbox{ TTL: } CE_0 \mbox{{\sc H}}, \mbox{ CE}_1 \mbox{{\sc H}} = V_{IL}, \\ \mbox{ BYTE} \mbox{{\sc H}} = V_{IL} \mbox{ or } V_{IH}, \\ \mbox{ Inputs } = V_{IL} \mbox{ or } V_{IH}, \\ \mbox{ f} = 8 \mbox{ MHz}, \mbox{ Iour } = 0 \mbox{ mA} \end{array}$
I _{CCR} 2	V _{CC} Read Current	1,3,4		15	20	mA	$\label{eq:Vcc} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max}, \\ CMOS: CE_0 \mbox{{\sc H}}, \mbox{ CE}_1 \mbox{{\sc H}} = GND \pm 0.2V, \\ BYTE \mbox{{\sc H}} = V_{CC} \pm 0.2V \mbox{ or } GND \pm 0.2V \\ Inputs = GND \pm 0.2V \mbox{ or } V_{CC} \pm 0.2V, \\ TTL: CE_0 \mbox{{\sc H}}, \mbox{ CE}_1 \mbox{{\sc H}} = V_{IL} \\ BYTE \mbox{{\sc H}} = V_{IH} \mbox{ or } V_{IL} \\ Inputs = V_{IL} \mbox{ or } V_{IH}, \\ f = 4 \mbox{ MHz}, \mbox{ I}_{OUT} = 0 \mbox{ mA} \end{array}$
lccw	V _{CC} Write Current	1		8	12	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1		6	12	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2		3	6	mA	CE_0 #, CE_1 # =V _{IH} Block Erase Suspended
IPPS	VPP Standby Current	1		± 1	± 10	μA	V _{PP} ≤ V _{CC}
I _{PPD}	VPP Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V



LHF16S05

DC Characteristics (Continued)

 $V_{cc} = 3.3V \pm 0.3V$, $T_{A} = 0^{\circ}C$ to + 70°C

3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min	Тур	Мах	Units	Test Conditions
IPPR	VPP Read Current	1			200	μA	VPP > VCC
IPPW	VPP Write Current	1		40	60	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
IPPE	V _{PP} Erase Current	1		20	40	mA	V _{PP} = V _{PPH} , Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1			200	μA	V _{PP} = V _{PPH} , Block Erase Suspended
VIL	Input Low Voltage		- 0.3		0.8	V	
VIH	Input High Voltage		2.0		V _{CC} + 0.3	V	
V _{OL}	Output Low Voltage				0.4	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 4$ mA
V _{OH} 1	Output High Voltage		2.4			V	I _{OH} = - 2.0 mA V _{CC} = V _{CC} Min
V _{OH} 2			V _{CC} - 0.2			V	l _{OH} = - 100 μA V _{CC} = V _{CC} Min
V _{PPL}	V _{PP} during Normal Operations		0.0		5.5	V	
V _{PPH}	V _{PP} during Write/ Erase Operations		4.5	5.0	5.5	V	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0			v	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at $V_{cc} = 3.3V$, $V_{pp} = 5.0V$, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I_{cccs} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{cccs} and I_{CCR}.

3. Automatic Power Saving (APS) reduces I_{ccR} to less than 1 mA in static operation. 4. CMOS Inputs are either V_{cc} \pm 0.2V or GND \pm 0.2V. TTL Inputs are either V_{IL} or V_{IH}.

LHF16S05

5.5 DC Characteristics

 $V_{cc} = 5.0V \pm 0.5V$, $T_{A} = 0$ °C to + 70 °C 3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
۱ _{۱۲}	Input Load Current	1			± 1	μA	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
ILO	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC} Max, V_{IN} = V_{CC} \text{ or } GND$
Iccs	V _{CC} Standby Current	1,4		5	10	μA	$V_{CC} = V_{CC} Max,$ CE_0 #, CE_1 #, RP # = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND ± 0.2V
	-			2	4	mA	V _{CC} = V _{CC} Max, CE ₀ #, CE ₁ #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}
ICCD	V _{CC} Deep Power-Down Current	1		1	5	μA	RP# = GND ± 0.2V
ICCR1	V _{CC} Read Current	1,3,4		50	60	mA	$ \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: CE_0\#, CE_1\# = GND \pm 0.2V \\ BYTE\# = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: CE_0\#, \; CE_1\# = V_{IL}, \\ BYTE\# = V_{IL} \; or \; V_{IH} \\ Inputs = \; V_{IL} \; or \; V_{IH}, \\ f = 10 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $
I _{CCR} 2	V _{CC} Read Current	1,3,4		30	35	mA	$ \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: CE_0\#, CE_1\# = GND \pm 0.2V, \\ BYTE\# = V_{CC} \pm 0.2V \; or \; GND \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: CE_0\#, CE_1\# = V_{IL} \\ BYTE\# = V_{IH} \; or \; V_{IL} \\ Inputs = V_{IL} \; or \; V_{IH}, \\ f = 5 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $
Iccw	V _{CC} Write Current	1		25	35	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1		18	25	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2		5	10	mA	CE ₀ #, CE ₁ # =V _{IH} Block Erase Suspended
IPPS	VPP Standby Current	1			± 10	μA	VPP ≤ VCC
IPPD	VPP Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V



LHF16S05

DC Characteristics (Continued)

 $V_{cc} = 5.0V \pm 0.5V$, $T_{A} = 0^{\circ}C$ to + 70°C 3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPPR	VPP Read Current	1		65	200	μA	VPP > VCC
IPPW	VPP Write Current	1		40	60	mA	VPP = VPPH, Word/Byte Write in Progress
IPPE	V _{PP} Erase Current	1		20	40	mA	Vpp = Vppн, Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1		65	200	μA	VPP = VPPH, Block Erase Suspended
VIL	Input Low Voltage		- 0.5		0.8	V	
VIH	Input High Voltage		2.0		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 5.8$ mA
V _{OH} 1	Output High Voltage		0.85 Vcc			V	I _{OH} = - 2.5 mA V _{CC} = V _{CC} Min
V _{OH} 2			V _{CC} - 0.4			V	I _{OH} = - 100 μA V _{CC} = V _{CC} Min
V _{PPL}	V _{PP} during Normal Operations		0.0		5.5	V	
VPPH	V _{PP} during Write/ Erase Operations		4.5	5.0	5.5	V	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at $V_{cc} = 5.0V$, $V_{pp} = 5.0V$, $T = 25^{\circ}C$. These currents are valid for all product versions (package and speeds).

2. I_{cces} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{cces} and I_{CCR}.

3. Automatic Power Saving (APS) reduces I_{ccR} to less than 2 mA in Static operation. 4. CMOS Inputs are either V_{cc} \pm 0.2V or GND \pm 0.2V. TTL Inputs are either V_{IL} or V_{IH}.

LHF16S05

5.6 AC Characteristics - Read Only Operations⁽¹⁾ $T_{A} = 0^{\circ}C$ to +70°C

Symbol	Dozomotor	Nata	Vcc=3.	3V±0.3V	
Symbol	Parameter	Notes	Min	Max	Units
tavav	Read Cycle Time		120		ns
tavel	Address Setup to CE# Going Low	3,4	10		ns
^t avgl	Address Setup to OE# Going Low	3,4	0		ns
tavqv	Address to Output Delay			120	ns
tELQV	CE# to Output Delay	2		120	ns
t _{PHQV}	RP# High to Output Delay			620	ns
tGLQV	OE# to Output Delay	2	<u> </u>	45	ns
t _{ELQX}	CE# to Output in Low Z	3	0		ns
t _{EHQZ}	CE# to Output in High Z	3	1.0 LA	50	ns
tglax	OE# to Output in Low Z	3	0		ns
tGHQZ	OE# to Output in High Z	3		30	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns
t _{FLQV} t _{FHQV}	BYTE# to Output Delay	3		120	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3		30	ns
telfl telfh	CE# Low to BYTE# High or Low	3	· · · · · · · · · · · · · · · · · · ·	5	ns

LHF16S05

AC Characteristics - Read Only Operations⁽¹⁾ (Continued)

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$

Symbol	Parameter	Notes	Vcc=5	0V±0.25V	Vcc=5	.0V±0.5V	
		Notes	Min	Мах	Min	Max	- Units
t AVAV	Read Cycle Time		70		80		ns
t _{AVEL}	Address Setup to CE# Going Low	3,4	10		10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		ns
tavqv	Address to Output Delay			70		80	ns
t _{ELQV}	CE# to Output Delay	2		70		80	ns
tphqv	RP# High to Output Delay			400		480	ns
tGLQV	OE# to Outpůt Delay	2		30		35	ns
tELQX	CE# to Output in Low Z	3	0	<u> </u>	0		ns
t _{EHQZ}	CE# to Output in High Z	3		25		30	ns
tglax	OE# to Output in Low Z	3	0		0		ns
t _{GHQZ}	OE# to Output in High Z	3		25		30	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
t _{FLQV} tFHQV	BYTE# to Output Delay	3		70		80	ns
FLQZ	BYTE# Low to Output in High Z	3		25		30	ns
	CE# Low to BYTE# High or Low	3		5		5	ns

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6.

2. OE# may be delayed up to $t_{ELOV} - t_{GLOV}$ after the falling edge of CE# without impact on t_{ELOV} .

3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.

LHF16S05



Figure 10. Read Timing Waveforms

LHF16S05



Figure 11. BYTE# Timing Waveforms

.

LHF16S05

V_{CC} POWER UP RP# (P) t_{YHPH} t_{YLPH} 3/5# (Y) t_{PLYL} 5.0V 4.5V 3.3V Vcc ٥v (3V, 5V) t₽L5V Address ***** VALID VALID (A) tAVQV 1AVQV Data VALID 3.3V OUTPUTS VALID 5.0V OUTPUTS (Q) t_{PHQV}

5.7 Power-Up and Reset Timings

Figure 12. V_{cc} Power-Up and RP# Reset Waveforms

Грноу

Symbol	Parameter	Note	Min	Мах	Unit
t _{PLYL} t _{PLYH}	RP# Low to 3/5 # Low (High)		0		μs
tylph tyhph	3/5# Low (High) to RP # High	1	2		μs
t _{PL5V} t _{PL3V}	RP# Low to V_{CC} at 4.5V Minimum (to V_{CC} at 3.0V min or 3.6V max)	2	0		μs
tavqv	Address Valid to Data Valid for $V_{CC} = 5V \pm 10\%$	3		80	ns
t PHQV	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	3		480	ns

NOTES:

CE,#, CE,# and OE# are switched low after Power-Up.

1. Minimum of 2 μ s is required to meet the specified t_{PHOV} times. 2. The power supply may start to switch concurrently with RP# going Low.

3. The address access time and RP# high to data valid time are shown for 5V V_{cc} operation. Refer to the AC Characteristics Read Only Operations 3.3V V_{cc} operation and all other speed options.

LHF16S05

5.8 AC Characteristics for WE# - Controlled Command Write Operations⁽¹⁾

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$

Symbol	Parameter	Notes	Vcc	=3.3V ±	0.3V	
		Notes	Min	Тур	Max	Unit
t AVAV	Write Cycle Time		120			ns
tvpwh	V _{PP} Setup to WE# Going High	3	100	1		ns
t _{PHEL}	RP# Setup to CE# Going Low		480		†	ns
t ELWL	CE# Setup to WE# Going Low		10			ns
tavwh	Address Setup to WE# Going High	2,6	75			ns
tdvwн	Data Setup to WE# Going High	2,6	75			ns
twlwh	WE# Pulse Width		75			ns
twhdx	Data Hold from WE# High	2	10			ns
^t WHAX	Address Hold from WE# High	2	10			 ns
twhen	CE# Hold from WE# High		10			ns
twhwl	WE# Pulse Width High		45			ns
t _{GHWL}	Read Recovery before Write		0			ns
twhrl	WE# High to RY/BY# Going Low				100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
tphwl	RP# High Recovery to WE# Going Low		1			μs
t _{WHGL}	Write Recovery before Read		95			ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
twhav1	Duration of Word/Byte Write Operation	4,5	5	12		μs
t _{WHQV} 2	Duration of Block Erase Operation	4	0.3			s

LHF16S05

AC Characteristics for WE# - Controlled Command Write Operations⁽¹⁾ (Continued)

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$

Symbol	Parameter	Netes	Vcc	=5.0V±0	0.25V	Vcc	=5.0V±	0.5V	[
Symbol	Farameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70	1		80			ns
t _{VPWH}	VPP Setup to WE# Going High	3	100			100			ns
t PHEL	RP# Setup to CE# Going Low		480			480			ns
t ELWL	CE# Setup to WE# Going Low		0			0			ns
tavwh	Address Setup to WE# Going High	2,6	50			50			ns
tdvwн	Data Setup to WE# Going High	2,6	50			50			ns
twlwh	WE# Pulse Width		40		†	50			ns
twhdx	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10			ns
tw∺w∟	WE# Pulse Width High		30			30			ns
t _{GHWL}	Read Recovery before Write		0			0			ns
twhrl	WE# High to RY/BY# Going Low				100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t _{PHWL}	RP# High Recovery to WE# Going Low		1			1			μs
twhgL	Write Recovery before Read		60			65		_	ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
twhav1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t _{WHQV} 2	Duration of Block Erase Operation	4	0.3			0.3			S

NOTES:

CE# is defined as the latter of CE_{0} # or CE_{1} # going Low or the first of CE_{0} # or CE_{1} # going High.

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of WE# for all Command Write operations.

LHF16S05



Figure 13. AC Waveforms for Command Write Operations

LHF16S05

5.9 AC Characteristics for CE# - Controlled Command Write Operations⁽¹⁾

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$

SHARP

Cumhal	Deservation		Vcc	=3.3V±	0.3V	
Symbol	Parameter	Notes	Min	Тур	Мах	Unit
tavav	Write Cycle Time		120			ns
t _{PHWL}	RP# Setup to WE# Going Low	3	480			ns
t _{VPEH}	VPP Setup to CE# Going High	3	100			ns
twlel	WE# Setup to CE# Going Low		0			ns
t _{AVEH}	Address Setup to CE# Going High	2,6	75			ns
t DVEH	Data Setup to CE# Going High	2,6	75			ns
teleh	CE# Pulse Width		75			ns
t _{EHDX}	Data Hold from CE# High	2	10			ns
t _{EHAX}	Address Hold from CE# High	2	10			ns
tEHWH	WE# Hold from CE# High		10			ns
t _{EHEL}	CE# Pulse Width High		45			ns
tGHEL	Read Recovery before Write		0			ns
tehrl	CE# High to RY/BY# Going Low				100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t PHEL	RP# High Recovery to CE# Going Low		1			μs
t _{EHGL}	Write Recovery before Read		95			ns
t _{QVVL}	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
t _{EHQV} 1	Duration of Word/Byte Write Operation	4,5	5	12		μs
t _{EHQV} 2	Duration of Block Erase Operation	4	0.3			S

LHF16S05

AC Characteristics for CE# - Controlled Command Write Operations⁽¹⁾ (Continued)

 $T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$

Symbol	Parameter	Notes	Vcc=5.0V±0.25V			$Vcc=5.0V\pm0.5V$			
	i urumeter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70	1	1	80			ns
t _{PHWL}	RP# Setup to WE# Going Low		480			480			ns
t VPEH	VPP Setup to CE# Going High	3	100		1	100	<u> </u>		ns
twlel	WE# Setup to CE# Going Low		0		1	0			ns
taven	Address Setup to CE# Going High	2,6	50			50			ns
t _{DVEH}	Data Setup to CE# Going High	2,6	50			50			ns
t _{ELEH}	CE# Pulse Width		40		<u> </u>	50			ns
t _{EHDX}	Data Hold from CE# High	2	0			0			ns
t _{EHAX}	Address Hold from CE# High	2	10		·	10			ns
tенwн	WE# Hold from CE# High		10			10			
t _{EHEL}	CE# Pulse Width High		30			50			ns
tGHEL	Read Recovery before Write		0			0			ns
tEHRL	CE# High to RY/BY# Going Low				100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0		-100	ns
t _{PHEL}	RP# High Recovery to CE# Going Low		1			1			μs
t _{EHGL}	Write Recovery before Read		60			80			ns
	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
	Duration of Block Erase Operation	4	0.3			0.3			s

NOTES:

CE# is defined as the latter of CE,# or CE,# going Low or the first of CE,# or CE,# going High.

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.

LHF16S05



Figure 14. Alternate AC Waveforms for Command Write Operations

LHF16S05

5.10 AC Characteristics for Page Buffer Write Operations⁽¹⁾

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$

Symbol	Parameter	Notes	Vcc=3.3V±0.3V			
		Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			ns
telwl	CE# Setup to WE# Going Low		10		<u> </u>	ns
tavwl	Address Setup to WE# Going Low	3	0	 		ns
t _{DVWH}	Data Setup to WE# Going High	2	75			ns
twlwh	WE# Pulse Width		75			ns
twhdx	Data Hold from WE# High	2	10			ns
twhax	Address Hold from WE# High	2	10			ns
twhen	CE# Hold from WE# High		10			ns
twHwL	WE# Pulse Width High		45			ns
tGHWL	Read Recovery before Write		0			 ns
t _{WHGL}	Write Recovery before Read		95			ns

Symbol	Parameter	Notes	Vcc=5.0V±0.25V			Vcc=5.0V±0.5V			11-14
		Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80		<u> </u>	ns
tELWL	CE# Setup to WE# Going Low		0			0			ns
TAVWL	Address Setup to WE# Going Low	3	0			0			ns
t _{DVWH}	Data Setup to WE# Going High	2	50			50			ns
twLwH	WE# Pulse Width		40			50			ns
twhdx	Data Hold from WE# High	2	0			0	·····		ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10	·		ns
twhwL	WE# Pulse Width High		30	·		30			ns
tghwl'	Read Recovery before Write	1	0	······		0			ns
twhgl	Write Recovery before Read		60			65			ns

NOTES:

CE# is defined as the latter of CE_0 # or CE_1 # going Low or the first of CE_0 # or CE_1 # going High.

1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire WE# Low pulse.

LHF16S05



Figure 15. Page Buffer Write Timing Waveforms



LHF16S05

5.11 Erase and Word/Byte Write Performance

 $V_{cc} = 3.3V \pm 0.3V$, $T_{A} = 0^{\circ}C$ to + 70°C

Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
twhen1	Word/Byte Write Time	2		12		μs	
t _{WHRH} 2	Block Write Time	2		0.8	2.1	s	Byte Write Mode
t _{WHRH} 3	Block Write Time	2		0.4	1.0	s	Word Write Mode
	Block Erase Time	2		0.9	10	S	
	Full Chip Erase Time	2		28.8		s	

 $V_{cc} = 5.0V \pm 0.5V$, $T_{A} = 0^{\circ}C$ to + 70°C

Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
twhen1	Word/Byte Write Time	2		8		μs	
twhRH2	Block Write Time	2		0.54	2.1	s	Byte Write Mode
t _{WHRH} 3	Block Write Time	2		0.27	1.0	s	Word Write Mode
	Block Erase Time	2		0.7	10	S	
	Full Chip Erase Time	2		22.4		S	

NOTES:

25°C, V_{PP} = 5.0V.
 Excludes System-Level Overhead.

6 Package and packing specification

1. Package Outline Specification Refer to drawing No. AA1115 2. Markings 2-1. Marking contents (1) Product name : LH28F016SUT-70 (2) Company name : SHARP (3) Date code (Example) YY WW $\times \times \times$ Indicates the product was manufactured in the WWth week of 19YY. \rightarrow Denotes the production ref.code (1~3) → Denotes the production week. $(01, 02, 03, \cdots \cdots 52, 53)$ \rightarrow Denotes the production year. (Lower two digits of the year.)

(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer drawing No. AA1115

(This layout do not define the dimensions of marking character and marking position.)

3. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

Material Name	Material Specificaiton	Purpose
Tray	Conductive plastic (50devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (ltray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (1bag/case)	Drying of device
Desiccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case	Card board (500devices/case)	Packaging of device
Label	Paper Paper	Indicates part number, quantity
		and date of manufacture
Outer case	Card board	Outer packing of tray

3-1. Packing Materials

(Devices shall be placed into a tray in the same direction.)

3 - 2.	Outli	Outline dimension of tray								
	Refer	to attached	drawing							
4. Stor	age an	nd Opening of	Dry Packing							
4-1.	. Store under conditions shown below before opening the dry packing									
			range : $5 \sim 40^{\circ}$ C							
	(2)	Humidity	: 80% RH or less							
4 - 2.	Notes	on opening t	he dry packing							
	(1)		ng the dry packing, prepare a working table which is							
	(2)		inst ESD and use a grounding str.							
	(2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.									
		uevice is tra	ansierred to another tray, use a	equivalent tray.						
4-3.			ing the dry packing							
			ing to prevent absorption of mois							
	(1)		g the dry packing, store the ICs							
			of $5{\sim}25^\circ\!\!\mathbb{C}$ and a relative humidit							
		mount ICs wit	thin 4 days after opening dry pac	cking.						
4 - 4.	Bakin	g (drying) bei	fore mounting							
	(1)	Baking is neo	cessary							
		(A) If the	humidity indicator in the desice	ant becomes pink						
	(B) If the procedure in section $4-3$ could not be performed									
	(2) Recommended baking conditions									
	If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 4 hours or more at $125^\circ\!\!\mathbb{C}$.									
	у.									
5. Surfac	ce Mour	nt Conditions								
	Please	e perform the	following conditions when mounti	ng ICs not to deteriorate IC						
	qualit									
5 - 1.5	Solderi	ing conditions	(The following conditions are va	lid only for one time coldening						
	Mour	ting Method	Temperature and Duration	Measurement Point						
	Refl	ow soldering	Peak temperature of 240℃,	IC surface						
	(a	.ir)	duration less than 15 seconds							
			above 230℃, temperature							
	L		increase rate of $1 \sim 4^{\circ}$ C/second							
	Manu	al soldering	260°C or less, duration less	IC outer lead surface						
	(sol	dering iron)	than 10 seconds							
5 0	Condit	ions for remo								

5-2. Conditions for removal of residual flux (1) 111

(1)	Ultrasonic	washing	power	:	25	Watts/liter	0 T	less
-----	------------	---------	-------	---	----	-------------	-----	------

- (2) Washing time
 (3) Solvent temperature
 Total 1 minute maximum
 15~40℃

40

,

1

)



