LH543601

FEATURES

- Fast Cycle Times: 20/25/30/35 ns
- Pin-Compatible and Functionally-Compatible 0.7μ-Technology Replacement for Sharp LH5420
- Two 256 × 36-bit FIFO Buffers
- Full 36-bit Word Width
- Selectable 36/18/9-bit Word Width on Port B
- Independently-Synchronized ('Fully-Asynchronous') Operation of Port A and Port B
- 'Synchronous' Enable-Plus-Clock Control at Both Ports
- R/W, Enable, Request, and Address Control Inputs are Sampled on the Rising Clock Edge
- Synchronous Request/Acknowledge 'Handshake' Capability; Use is Optional
- Device Comes Up Into a Known Default State at Reset; Programming is Allowed, but is not Required
- Asynchronous Output Enables
- Five Status Flags per Port: Full, Almost-Full, Half-Full, Almost-Empty, and Empty
- Almost-Full Flag and Almost-Empty Flag are Programmable
- Mailbox Registers with Synchronized Flags
- Data-Bypass Function
- Data-Retransmit Function
- Automatic Byte Parity Checking
- 8 mA-I_{OL} High-Drive Three-State Outputs with Built-In Series Resistor
- TTL/CMOS-Compatible I/O
- Space-Saving PQFP and TQFP Packages
- PQFP to PGA Package Conversion ¹

FUNCTIONAL DESCRIPTION

The LH543601 contains two FIFO buffers, FIFO #1 and FIFO #2. These operate in parallel, but in opposite directions, for bidirectional data buffering. FIFO #1 and FIFO #2 each are organized as 256 by 36 bits. The LH543601 is ideal either for wide unidirectional applications or for bidirectional data applications; component count and board area are reduced.

The LH543601 has two 36-bit ports, Port A and Port B. Each port has its own port-synchronous clock, but the two ports may operate asynchronously relative to each other. Data flow is initiated at a port by the rising edge of the appropriate clock; it is gated by the corresponding edgesampled enable, request, and read/write control signals. At the maximum operating frequency, the clock duty cycle may vary from 40% to 60%. At lower frequencies, the clock waveform may be quite asymmetric, as long as the minimum pulse-width conditions for clock-HIGH and clock-LOW remain satisfied; the LH543601 is a fully-static part.

Conceptually, the port clocks CKA and CKB are freerunning, periodic 'clock' waveforms, used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that these 'clock' waveforms *must* be periodic. An 'asynchronous' mode of operation is possible, in one or both directions, independently, if the appropriate enable and request inputs are continuously asserted, and enough aperiodic 'clock' pulses of suitable duration are generated by external logic to cause all necessary actions to occur.

A synchronous request/acknowledge handshake facility is provided at each port for FIFO data access. This request/ acknowledge handshake resolves FIFO full and empty boundary conditions, when the two ports are operated asynchronously relative to each other.

FIFO status flags monitor the extent to which each FIFO buffer has been filled. Full, Almost-Full, Half-Full, Almost-Empty, and Empty flags are included for *each* FIFO. The Almost-Full and Almost-Empty flags are programmable over the entire FIFO depth, but are automatically initialized to eight locations from the respective FIFO boundaries at reset. A data block of 256 or fewer words may be retransmitted any desired number of times.

NOTE:

 For PQFP-to-PGA conversion for thru-hole board designs, Sharp recommends ITT Pomona Electronics' SMT/PGA Generic Converter model #5853.[®] This converter maps the LH543601 132-pin PQFP to a generic 13 × 13, 132-pin PGA (100-mil pitch). For more information, contact Sharp or ITT Pomona Electronics at 1500 East Ninth Street, Pomona, CA 91766, (909) 469-2900.

FUNCTIONAL DESCRIPTION (cont'd)

Two mailbox registers provide a separate path for passing control words or status words between ports. Each mailbox has a New-Mail-Alert Flag, which is synchronized to the reading port's clock. This mailbox function facilitates the synchronization of data transfers between asynchronous systems.

Data-bypass mode allows Port A to directly transfer data to or from Port B at reset. In this mode, the device acts as a registered transceiver under the control of Port A. For instance, a master processor on Port A can use the data bypass feature to send or receive initializa-

PIN CONNECTIONS

tion or configuration information directly, to or from a peripheral device on Port B, during system startup.

A word-width-select option is provided on Port B for 36-bit, 18-bit, or 9-bit data access. This feature allows word-width matching between Port A and Port B, with no additional logic needed. It also ensures maximum utilization of bus bandwidths.

A Byte Parity Check Flag at each port monitors data integrity. Control-Register bit 0 (zero) selects the parity mode, odd or even. This bit is initialized for odd data parity at reset; but it may be reprogrammed for even parity, or back again to odd parity, as desired.



Figure 1. Pin Connections for 132-Pin PQFP Package (Top View)



Figure 2. Pin Connections for 144-Pin TQFP Package (Top View)

PIN LIST

SIGNAL NAME	PQFP PIN NO.	TQFP PIN NO.
A _{0A}	1	126
A _{1A}	2	125
A _{2A}	3	124
OEA	4	123
FF ₁	6	121
AF ₁	7	120
HF ₁	8	119
PFA	9	118
D17A	10	117
D _{16A}	11	116
D15A	12	115
D _{14A}	14	113
D _{13A}	15	112
D _{12A}	16	111
D _{11A}	17	110
D _{10A}	19	106
D _{9A}	20	105
D _{8A}	21	104
D _{7A}	23	102
D _{6A}	24	101
D _{5A}	25	100
D _{4A}	27	98
D _{3A}	28	97
D _{2A}	29	96
D _{1A}	31	94
D _{0A}	32	93
RS	33	92
RT ₁	34	91
D _{0B}	35	89
D _{1B}	36	88
D _{2B}	37	87
D _{3B}	39	85
D _{4B}	40	84
D _{5B}	41	83
D _{6B}	43	81
D _{7B}	44	80
D _{8B}	45	79
D _{9B}	47	77
D _{10B}	48	76
D _{11B}	49	75
D _{12B}	51	71
D _{13B}	52	70
D _{14B}	53	69
D _{15B}	54	68

SIGNAL NAME	PQFP PIN NO.	TQFP PIN NO.
D _{16B}	56	66
D _{17B}	57	65
MBF ₁	58	64
AE ₁	59	63
EF ₁	60	62
ACKB	61	61
REQB	63	59
ENB	64	58
R/W _B	65	57
CKB	66	56
A _{0B}	67	55
WS ₀	68	53
WS1	69	52
OE B	70	51
FF ₂	72	49
AF ₂	73	48
HF ₂	76	47
PFB	75	46
D _{18B}	76	45
D _{19B}	70	44
D _{19B} D _{20B}	78	43
	80	41
D _{21B}	81	41
D _{22B}		39
D _{23B}	82	
D _{24B}	83	38
D _{25B}	85	34
D _{26B}	86	33
D _{27B}	87	32
D _{28B}	89	30
D _{29B}	90	29
D _{30B}	91	28
D _{31B}	93	26
D32B	94	25
D33B	95	24
D _{34B}	97	22
D _{35B}	98	21
RT ₂	100	18
D _{35A}	101	17
D _{34A}	102	16
D _{33A}	103	15
D _{32A}	105	13
D _{31A}	106	12
D _{30A}	107	11
D _{29A}	109	9

SIGNAL NAME	PQFP PIN NO.	TQFP PIN NO.
D _{28A}	110	8
D _{27A}	111	7
D _{26A}	113	5
D _{25A}	114	4
D _{24A}	115	3
D _{23A}	117	143
D _{22A}	118	142
D _{21A}	119	141
D _{20A}	120	140
D _{19A}	122	138
D _{18A}	123	137
MBF ₂	124	136
AE ₂	125	135
EF ₂	126	134
ACKA	127	133
REQA	129	131
ENA	130	130
R/W _A	131	129
CKA	132	128
Vcc	5	122
V _{SSO}	13	114
NC		109
NC		108
Vcco	18	107
Vsso	22	103
Vcco	26	99
Vsso	30	95
NC		90
Vsso	38	86
Vcco	42	82
Vsso	46	78
Vcco	50	74
NC		73
NC		72
Vsso	55	67
V _{SS}	62	60
NC		54
Vcc	71	50
V _{SSO}	79	42
NC		37
NC		36
Vcco	84	35
Vsso	88	31
Vcco	92	27

NOTE:

PINS	COMMENTS
V _{CC}	Supply internal logic. Connected to each other.
Vcco	Supply output drivers only. Connected to each other.

PINS	COMMENTS					
V _{SS}	Supply internal logic. Connected to each other.					
V _{SSO}	Supply output drivers only. Connected to each other.					



Figure 3a. Simplified LH543601 Block Diagram



Figure 3b. Detailed LH543601 Block Diagram

PIN DESCRIPTIONS

SENERALVcc. VssVPower, GroundRS1ResetPORT ACKA1Port A Fice-Running ClockRWA1Port A Edge-Sampled Read/Write ControlENA1Port A Edge-Sampled EnableAoa, A1A, A2A1Port A Edge-Sampled Address PinsOEA1Port A Level-Sensitive Output EnableREQA1Port A Request/EnableRT21FIFO #2 RetransmitDoa - D3SAI/O/ZPort A Bidirectional Data BusFF10FIFO #1 Full Flag (Write Boundary)AF10FIFO #1 Full Flag (Write Boundary)FF20FIFO #2 Programmable Almost-Full Flag (Read Boundary)FF30FIFO #2 Programmable Almost-Full Flag (Read Boundary)FF40Port A AcknowledgeCKa1Port B AcknowledgeCKa1Port B Edge-Sampled Read/Write ControlEF20Rot B Free-Running ClockRWb1Port B Edge-Sampled Address PinOE61Port B Edge-Sampled Address PinOE61Port B Edge-Sampled Address PinOE61Port B Request/EnableNos, WS11FIFO #1 Programmable Almost-Full Flag (Write Boundary)FF20FIFO #1 RetransmitDe0-D356V/O/ZPort B Request/EnableRF20FIFO #1 Programmable Almost-Full Flag (Write Boundary)FF30Port B Request/EnableRF40FIFO #	PIN	PIN TYPE ¹	DESCRIPTION					
\overline{RS} IResetPORT A CK_A IPort A Free-Running Clock RW_A IPort A Edge-Sampled Read/Write Control EN_A IPort A Edge-Sampled Enable $A_{0A, A1, A_{2A}}$ IPort A Edge-Sampled Address Pins \overline{OE}_A IPort A Ledge-Sampled Address Pins \overline{OE}_A IPort A Request/Enable RT_2 IFIFO #2 Retransmit $D_{0A} - D_{35A}$ I/O/ZPort A Request/Enable \overline{RT}_2 IFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_1 OFIFO #1 Half-Full Flag \overline{AE}_2 OFIFO #2 Retransmit $DM_A - D_{35A}$ I/O/ZPort A Brity Flag (Read Boundary) \overline{FF}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_2 OPort A Acknowledge \overline{AE}_2 OPort A Acknowledge \overline{PF}_A OPort B Free-Running Clock RW_B IPort B Edge-Sampled Read/Write Control EN_6 IPort B Edge-Sampled Address Pin \overline{OE}_8 IPort B Edge-Sampled Address Pin \overline{OE}_8 IPort B Request/Enable A_{06} IPort B Request/Enable RW_8 IPort B Request/Enable RQ_8 IPort B Request/Enable RW_8 IPort B Request/Enable RW_8 IPort B Request/Enable RW_8 </td <td></td> <td colspan="7">GENERAL</td>		GENERAL						
PORT ACKAIPort A Free-Running ClockRWAIPort A Edge-Sampled Read/Write ControlENAIPort A Edge-Sampled Enable A_{0A}, A_{1A}, A_{2A} IPort A Edge-Sampled Address Pins \overline{OE}_A IPort A Level-Sensitive Output EnableREQAIPort A Request/Enable \overline{RT}_2 IFIFO #2 Retransmit $DoA - D_{35A}$ I/O/ZPort A Bidirectional Data Bus \overline{FT}_1 OFIFO #1 Full Flag (Write Boundary) \overline{AF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_1 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{MF}_2 OPort A Edge-Sampled Read/Write Control \overline{PF}_A OPort A AcknowledgePORT BCK8IPort B Edge-Sampled Address Pin \overline{OE}_8 IPort B Request/Enable RS_0 , WS1IPort B Request/Enable REQ_8 IPort B Request/Enable RT_1 IFIFO #1 Retransmit $D_{06-D336}$ I/Q/ZPort B Bidge-Sampled Address Pin \overline{OE}_8 IPort B Bidge-Sampled Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) $$	V _{CC} , V _{SS}	V	Power, Ground					
CKAIPort A Free-Running Clock RWA IPort A Edge-Sampled Read/Write ControlENAIPort A Edge-Sampled Enable A_{0A}, A_{1A}, A_{2A} IPort A Edge-Sampled Address Pins \overline{OE}_A IPort A Level-Sensitive Output EnableREQAIPort A Request/Enable RT_2 IFIFO #2 Retransmit $D_0A - D_{35A}$ I/O/ZPort A Bidirectional Data Bus FF_1 OFIFO #1 Full Flag (Write Boundary) AF_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) HF_1 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) FF_2 OFIFO #2 Empty Flag (Read Boundary) BF_2 OFIFO #2 Empty Flag (Read Boundary) BF_2 ONew-Mail-Alert Flag for Mailbox #2 PF_A OPort A Acknowledge CK_A OPort B Edge-Sampled Address Pin OK_B IPort B Edge-Sampled Address Pin OE_B IPort B Request/Enable RO_0 Port B Request/Enable RO_0 Port B Request/Enable RO_0 Port B Bedge-Sampled Address Pin OE_B IPort B Bedge-S	RS	I	Reset					
$R\overline{W}_A$ IPort A Edge-Sampled Read/Write ControlENAIPort A Edge-Sampled Enable A_{0A}, A_{1A}, A_{2A} IPort A Edge-Sampled Address Pins \overline{OE}_A IPort A Level-Sensitive Output EnableREQaIPort A Request/Enable RT_2 IFIFO #2 Retransmit $Do_n - D_{35A}$ I/Q/ZPort A Bidirectional Data Bus FF_1 OFIFO #1 Full Flag (Write Boundary) $\overline{AF_1}$ OFIFO #1 Programmable Almost-Full Flag (Write Boundary) HF_1 OFIFO #1 Half-Full Flag \overline{AE}_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_2 ONew-Mail-Alert Flag for Mailbox #2 \overline{PF}_A OPort A Parity Flag ACK_A OPort A B Edge-Sampled Read/Write Control \overline{NB}_2 IPort B Edge-Sampled Read/Write Control ENa IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Request/Enable RC_B IPort B Request/Enable REQ_B IPort B Request/Enable Re_B IPort B Cage-Sampled Address Pin \overline{OE}_B IPort B Request/Enable Re_B IPort B Request/Enable REQ_B IPort B Request/Enable RF_1 IFIFO #1 Retransmit $D_{$		PORT A						
ENAIPort A Edge-Sampled Enable A_{0A}, A_{1A}, A_{2A} IPort A Edge-Sampled Address Pins \overline{OE}_A IPort A Level-Sensitive Output Enable REQ_A IPort A Request/Enable RT_2 IFIFO #2 Retransmit $D_{0A} - D_{35A}$ I/O/ZPort A Bidirectional Data Bus FF_1 OFIFO #1 Full Flag (Write Boundary) \overline{AF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_4 OPort A AcknowledgePORT B CK_8 IPort B Edge-Sampled Read/Write Control RW_8 IPort B Edge-Sampled Address Pin \overline{OE}_8 IPort B Edge-Sampled Address Pin \overline{OE}_8 IPort B Request/Enable No_9, NS_1 IPort B Request/Enable RC_9 IPort B Bidirectional Data Bus FF_2 OFIFO #1 Retransmit $D_{06} - D_{358}$ I/O/ZPort B Bidirectional Data Bus FF_2 OFIFO #2 Pull Flag (Write Boundary) FF_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) FF_2 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) FF_2 OFIFO #1 Programmable Almost-Full Flag (Read Boundar	CKA	I	Port A Free-Running Clock					
A_{0A}, A_{1A}, A_{2A} IPort A Edge-Sampled Address Pins \overline{OE}_A IPort A Level-Sensitive Output Enable REQ_A IPort A Request/Enable \overline{RT}_2 IFIFO #2 Retransmit $D_{0A} - D_{35A}$ $I/O/Z$ Port A Bidirectional Data Bus \overline{FF}_1 OFIFO #1 Full Flag (Write Boundary) \overline{AF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_1 OFIFO #1 Programmable Almost-Full Flag (Read Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_2 ONew-Mail-Alert Flag for Mailbox #2 \overline{PF}_A OPort A Parity FlagACK_AOPort B Erge-Running Clock \overline{RW}_B IPort B Edge-Sampled Read/Write ControlENaIPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Bedge-Sampled Address Pin \overline{OE}_B IPort B Request/Enable WS_0, WS_1 IPort B Request/Enable RT_1 IFIFO #1 Retransmit $D_{06} - D_{35B}$ $I/O/Z$ Port B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{AF}_2 OFIFO #1 Retransmit $D_{06} - D_{35B}$ $I/O/Z$ Port B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) <td>$R\overline{W}_A$</td> <td>I</td> <td>Port A Edge-Sampled Read/Write Control</td>	$R\overline{W}_A$	I	Port A Edge-Sampled Read/Write Control					
\overline{OE}_A IPort A Level-Sensitive Output Enable REQ_A IPort A Request/Enable \overline{RT}_2 IFIFO #2 Retransmit $D_{0A} - D_{35A}$ $I/O/Z$ Port A Bidirectional Data Bus \overline{FF}_1 OFIFO #1 Full Flag (Write Boundary) \overline{AF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_1 OFIFO #1 Half-Full Flag \overline{AE}_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_2 ONew-Mail-Alert Flag for Mailbox #2 \overline{PF}_A OPort A Acknowledge $\overline{CK_B}$ IPort B Free-Running Clock \overline{RW}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Nord-Width Select RQ_B IPort B Nord-Width Select RQ_B IPort B Request/Enable WS_0, WS_1 IPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #1 Retransmit $D_{0e} - D_{36B}$ $I/O/Z$ Port B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #1 Retransmit $D_{0e} - D_{36B}$ $I/O/Z$ Port B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #1 Programm	ENA	I	Port A Edge-Sampled Enable					
REQAIPort A Request/Enable \overline{RT}_2 IFIFO #2 Retransmit $D_{0A} - D_{3SA}$ $V/Q/Z$ Port A Bidirectional Data Bus \overline{FF}_1 OFIFO #1 Full Flag (Write Boundary) \overline{AF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_1 OFIFO #1 Half-Full Flag \overline{AE}_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{BF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{BF}_2 ONew-Mail-Alert Flag for Mailbox #2 \overline{PF}_A OPort A Parity Flag ACK_A OPort A Acknowledge CK_B IPort B Eree-Running Clock RWB_B IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled Address Pin \overline{OE}_B IPort B B Level-Sensitive Output Enable NO_0 , WS_1 IPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Read Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Mrite Boundary) \overline{FF}_2 OFIFO #2 Half-Full Flag \overline{AF}_1 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Half-Full Flag \overline{AF}_1 OFIFO #2	A _{0A} , A _{1A} , A _{2A}	I	Port A Edge-Sampled Address Pins					
$\overline{\text{RT}_2}$ IFIFO #2 Retransmit $D_{0A} - D_{3SA}$ $V/O/Z$ Port A Bidirectional Data Bus $\overline{\text{FF}_1}$ OFIFO #1 Full Flag (Write Boundary) $\overline{\text{AF}_1}$ OFIFO #1 Programmable Almost-Full Flag (Write Boundary) $\overline{\text{HF}_1}$ OFIFO #1 Half-Full Flag $\overline{\text{AE}_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{\text{EF}_2}$ OFIFO #2 Empty Flag (Read Boundary) $\overline{\text{MF}_2}$ ONew-Mail-Alert Flag for Mailbox #2 $\overline{\text{PF}_A}$ OPort A Parity Flag ACK_A OPort Acknowledge CK_B 1Port B Eree-Running Clock R/W_B 1Port B Edge-Sampled Read/Write Control EN_B 1Port B Edge-Sampled Address Pin \overline{OE}_B 1Port B Level-Sensitive Output Enable AO_B 1Port B Request/Enable RT_1 1FIFO #1 Retransmit $D_{0B} - D_{35B}$ $I/O/Z$ Port B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #2 Half-Full Flag \overline{FF}_1 OFIFO #1 Programmable Almost-Full Flag (Read Boundary) \overline{FF}_2 OFIFO #1 Programmable Almost-Full Flag (Read Boundary) \overline{FF}_3 OPiFO #2 Parity Flag (Rea	ŌĒĄ	I	Port A Level-Sensitive Output Enable					
$D_{0A} - D_{3SA}$ I/O/ZPort A Bidirectional Data Bus FF_1 OFIFO #1 Full Flag (Write Boundary) AF_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) HF_1 OFIFO #1 Half-Full Flag AE_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) EF_2 OFIFO #2 Empty Flag (Read Boundary) MBF_2 ONew-Mail-Alert Flag for Mailbox #2 PF_A OPort A Parity Flag ACK_A OPort A Acknowlege PORT B CK_B IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled Read/Write Control Ao_B IPort B Edge-Sampled Address Pin OE_B IPort B Bequest/Enable Ao_B IPort B Bequest/Enable RT_1 IFIFO #1 Retransmit $D_{06} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus FF_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) AF_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) FF_2 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) FF_3 OPIFO #1 Programmable Almost-Full Flag (Write Boundary) <tr< td=""><td>REQ</td><td>I</td><td>Port A Request/Enable</td></tr<>	REQ	I	Port A Request/Enable					
\overline{FF}_1 OFIFO #1 Full Flag (Write Boundary) \overline{AF}_1 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_1 OFIFO #1 Half-Full Flag \overline{AE}_2 OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_2 OFIFO #2 Empty Flag (Read Boundary) \overline{MBF}_2 ONew-Mail-Alert Flag for Mailbox #2 \overline{FF}_A OPort A Parity Flag ACK_A OPort A AcknowlegePORT BCKB RWB_B IPort B Free-Running Clock RWB_B IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Request/Enable RT_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{AF}_2 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_2 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{AF}_2 OFIFO #1 Programmable Almost-Full Flag (Write Boundary) \overline{FF}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{MBF}_1 OPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{ME}_2 O <td< td=""><td>\overline{RT}_2</td><td>I</td><td>FIFO #2 Retransmit</td></td<>	\overline{RT}_2	I	FIFO #2 Retransmit					
$\overline{AF_1}$ OFIFO #1 Programmable Almost-Full Flag (Write Boundary) $\overline{HF_1}$ OFIFO #1 Half-Full Flag $\overline{AE_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{EF_2}$ OFIFO #2 Empty Flag (Read Boundary) $\overline{MBF_2}$ ONew-Mail-Alert Flag for Mailbox #2 $\overline{PF_A}$ OPort A Parity Flag ACK_A OPort A AcknowledgePORT BCKBI $\overline{NW_B}$ IIPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Enable A_{0B} IPort B Edge-Sampled Address Pin $\overline{OE_B}$ IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Request/Enable $\overline{RT_1}$ IFIFO #1 Retransmit $D_{06} - D_{358}$ I/O/ZPort B Bidirectional Data Bus $\overline{FF_2}$ OFIFO #2 Full Flag (Write Boundary) $\overline{FF_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{FF_2}$ OFIFO #2 Programmable Almost-Full Flag (Write Boundary) $\overline{FF_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{FF_2}$ OFIFO #1 Empty Flag (Read Boundary)<	$D_{0A} - D_{35A}$	I/O/Z	Port A Bidirectional Data Bus					
HF1OFIFO #1 Half-Full Flag $\overline{AE_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{EF_2}$ OFIFO #2 Empty Flag (Read Boundary) $\overline{MBF_2}$ ONew-Mail-Alert Flag for Mailbox #2 $\overline{PF_A}$ OPort A Parity Flag ACK_A OPort A AcknowledgePORT BCKB I Port B Free-Running Clock $R\overline{W}_B$ IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Request/Enable $R\overline{T}_1$ IFIFO #1 Retransmit $D_{06} - D_{358}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag \overline{AF}_2 OFIFO #2 Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_2 OFIFO #2 Half-Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_2 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_1 OPort B Parity Flag \overline{OE}_1 OPort B Parity Flag (Read Boundary) \overline{FF}_2 OFIFO #1 Empty Flag (Read Boundary) \overline{FF}_2 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_2 OFIFO #1 Empty Flag (Read Boundary) <td< td=""><td>FF1</td><td>0</td><td>FIFO #1 Full Flag (Write Boundary)</td></td<>	FF 1	0	FIFO #1 Full Flag (Write Boundary)					
$\overline{AE_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{EF_2}$ OFIFO #2 Empty Flag (Read Boundary) $\overline{MBF_2}$ ONew-Mail-Alert Flag for Mailbox #2 $\overline{PF_A}$ OPort A Parity Flag ACK_A OPort A AcknowledgePORT BCKB RW_B IPort B Free-Running Clock RW_B IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable Ao_8 IPort B Request/Enable No_0 , WS1IPort B Request/Enable REQ_B IPort B Request/Enable $\overline{RT_1}$ IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus $\overline{FF_2}$ OFIFO #2 Programmable Almost-Empty Flag (Read Boundary) $\overline{AF_2}$ OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) $\overline{FF_1}$ OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) $\overline{FF_1}$ OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) $\overline{FF_1}$ OFIFO #1 Empty Flag (Read Boundary) $\overline{FF_8}$ OPort B Parity Flag	\overline{AF}_1	0	FIFO #1 Programmable Almost-Full Flag (Write Boundary)					
$\overline{EF_2}$ OFIFO #2 Empty Flag (Read Boundary) $\overline{MBF_2}$ ONew-Mail-Alert Flag for Mailbox #2 $\overline{PF_A}$ OPort A Parity Flag ACK_A OPort A AcknowledgePORT BCKBI $\overline{CK_B}$ IPort B Free-Running Clock $R\overline{W_B}$ IPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Read/Write Control \overline{OE}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Request/Enable WS_0, WS_1 IPort B Request/Enable $\overline{RT_1}$ IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus $\overline{FF_2}$ OFIFO #2 Full Flag (Write Boundary) $\overline{AF_2}$ OFIFO #2 Programmable Almost-Full Flag (Write Boundary) $\overline{FF_1}$ OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) $\overline{FF_1}$ OFIFO #1 Empty Flag (Read Boundary) $\overline{FF_1}$ OPort B Parity Flag O Port B Parity FlagPort B Parity Flag	HF ₁	0	FIFO #1 Half-Full Flag					
$\overline{\text{MBF}}_2$ ONew-Mail-Alert Flag for Mailbox #2 $\overline{\text{PF}}_A$ OPort A Parity Flag ACK_A OPort A AcknowledgePORT B CK_B IPort B Free-Running Clock $R\overline{W}_B$ IPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable A_{0B} IPort B Nord-Width Select REQ_B IPort B Request/Enable RT_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #1 Empty Flag (Read Boundary) \overline{FF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	AE ₂	0	FIFO #2 Programmable Almost-Empty Flag (Read Boundary)					
$\overline{PF_A}$ OPort A Parity FlagACK_AOPort A AcknowledgePORT BCK_BIPort B Free-Running Clock $R\overline{W}_B$ IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled Read/Write Control A_{0B} IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output EnableWS_0, WS_1IPort B Word-Width SelectREQ_BIPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #1 Programmable Almost-Full Flag (Read Boundary) \overline{FF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	EF ₂	0	FIFO #2 Empty Flag (Read Boundary)					
ACKAOPort A AcknowledgeACKAOPort A AcknowledgePORT BCKBIPort B Free-Running Clock $R\overline{W}_B$ IPort B Edge-Sampled Read/Write ControlENBIPort B Edge-Sampled EnableAoBIPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output EnableWSo, WS1IPort B Nord-Width SelectREQBIPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data BusFF2OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	MBF ₂	0	New-Mail-Alert Flag for Mailbox #2					
PORT B CK_B IPort B Free-Running Clock $R\overline{W}_B$ IPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Enable A_{0B} IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Word-Width Select REQ_B IPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus FF_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #1 Programmable Almost-Full Flag (Read Boundary) \overline{FF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{FF}_1 OPort B Teng for Mailbox #1 \overline{PF}_B OPort B Parity Flag	PFA	0	Port A Parity Flag					
CK_B IPort B Free-Running Clock $R\overline{W}_B$ IPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Enable A_{0B} IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Word-Width Select REQ_B IPort B Request/Enable RT_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus FF_2 OFIFO #2 Full Flag (Write Boundary) AF_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) HF_2 OFIFO #1 Programmable Almost-Full Flag (Read Boundary) EF_1 OFIFO #1 Empty Flag (Read Boundary) FF_1 OPort B Tempty Flag for Mailbox #1 PF_B OPort B Parity Flag	ACKA	0	Port A Acknowledge					
R/\overline{W}_B IPort B Edge-Sampled Read/Write Control EN_B IPort B Edge-Sampled Enable A_{0B} IPort B Edge-Sampled Address Pin \overline{OE}_B IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Word-Width Select REQ_B IPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{FF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{FF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag			PORT B					
ENBIPort B Edge-Sampled EnableAOBIPort B Edge-Sampled Address PinOEBIPort B Edge-Sampled Address PinOEBIPort B Level-Sensitive Output EnableWSO, WS1IPort B Word-Width SelectREQBIPort B Request/EnableRT1IFIFO #1 RetransmitDOB - D35BI/O/ZPort B Bidirectional Data BusFF2OFIFO #2 Full Flag (Write Boundary)AF2OFIFO #2 Programmable Almost-Full Flag (Write Boundary)HF2OFIFO #1 Programmable Almost-Empty Flag (Read Boundary)EF1OFIFO #1 Empty Flag (Read Boundary)EF1OPIFO #1 Empty Flag (Read Boundary)MBF1ONew-Mail-Alert Flag for Mailbox #1PFBOPort B Parity Flag	CKB	I	Port B Free-Running Clock					
AOBIPort B Edge-Sampled Address PinOEBIPort B Level-Sensitive Output EnableWSo, WS1IPort B Word-Width SelectREQBIPort B Request/EnableRT1IFIFO #1 RetransmitDOB - D35BI/O/ZPort B Bidirectional Data BusFF2OFIFO #2 Full Flag (Write Boundary)AF2OFIFO #2 Programmable Almost-Full Flag (Write Boundary)HF2OFIFO #1 Programmable Almost-Full Flag (Read Boundary)EF1OFIFO #1 Empty Flag (Read Boundary)EF1ONew-Mail-Alert Flag for Mailbox #1PFBOPort B Parity Flag	R/WB	I	Port B Edge-Sampled Read/Write Control					
\overline{OE}_B IPort B Level-Sensitive Output Enable WS_0, WS_1 IPort B Word-Width Select REQ_B IPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #2 Half-Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	EN _B	I	Port B Edge-Sampled Enable					
WS_0, WS_1 IPort B Word-Width Select REQ_B IPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #2 Half-Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	A _{0B}	l	Port B Edge-Sampled Address Pin					
REQBIPort B Request/Enable \overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #2 Half-Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	ŌE _B	l	Port B Level-Sensitive Output Enable					
\overline{RT}_1 IFIFO #1 Retransmit $D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus \overline{FF}_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) \overline{HF}_2 OFIFO #2 Half-Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	WS ₀ , WS ₁	I	Port B Word-Width Select					
$D_{0B} - D_{35B}$ I/O/ZPort B Bidirectional Data Bus FF_2 OFIFO #2 Full Flag (Write Boundary) \overline{AF}_2 OFIFO #2 Programmable Almost-Full Flag (Write Boundary) HF_2 OFIFO #2 Half-Full Flag \overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	REQ _B	l	Port B Request/Enable					
FF2OFIFO #2 Full Flag (Write Boundary)AF2OFIFO #2 Programmable Almost-Full Flag (Write Boundary)HF2OFIFO #2 Half-Full FlagAE1OFIFO #1 Programmable Almost-Empty Flag (Read Boundary)EF1OFIFO #1 Empty Flag (Read Boundary)MBF1ONew-Mail-Alert Flag for Mailbox #1PFBOPort B Parity Flag	RT ₁	I	FIFO #1 Retransmit					
$\overline{AF_2}$ OFIFO #2 Programmable Almost-Full Flag (Write Boundary) $\overline{HF_2}$ OFIFO #2 Half-Full Flag $\overline{AE_1}$ OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) $\overline{EF_1}$ OFIFO #1 Empty Flag (Read Boundary) $\overline{MBF_1}$ ONew-Mail-Alert Flag for Mailbox #1 $\overline{PF_B}$ OPort B Parity Flag	$D_{0B} - D_{35B}$	I/O/Z	Port B Bidirectional Data Bus					
HF2OFIFO #2 Half-Full FlagAE1OFIFO #1 Programmable Almost-Empty Flag (Read Boundary)EF1OFIFO #1 Empty Flag (Read Boundary)MBF1ONew-Mail-Alert Flag for Mailbox #1PFBOPort B Parity Flag	FF ₂	0	FIFO #2 Full Flag (Write Boundary)					
\overline{AE}_1 OFIFO #1 Programmable Almost-Empty Flag (Read Boundary) \overline{EF}_1 OFIFO #1 Empty Flag (Read Boundary) \overline{MBF}_1 ONew-Mail-Alert Flag for Mailbox #1 \overline{PF}_B OPort B Parity Flag	ĀF ₂	0	FIFO #2 Programmable Almost-Full Flag (Write Boundary)					
EF1 O FIFO #1 Empty Flag (Read Boundary) MBF1 O New-Mail-Alert Flag for Mailbox #1 PFB O Port B Parity Flag	\overline{HF}_2	0	FIFO #2 Half-Full Flag					
MBF1 O New-Mail-Alert Flag for Mailbox #1 PFB O Port B Parity Flag	AE ₁	0	FIFO #1 Programmable Almost-Empty Flag (Read Boundary)					
PFB O Port B Parity Flag	EF ₁	0	FIFO #1 Empty Flag (Read Boundary)					
	MBF ₁	0	New-Mail-Alert Flag for Mailbox #1					
	PF _B	0	Port B Parity Flag					
	ACKB	0						

NOTE:

1. I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING			
Supply Voltage to V _{SS} Potential	–0.5 V to 7 V			
Signal Pin Voltage to V _{SS} Potential ³	-0.5 V to V _{CC} + 0.5 V			
DC Output Current ²	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	2 Watts (Quad Flat Pack)			

NOTES:

 Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

OPERATING RANGE

SYMBOL	PARAMETER	MIN	MAX	UNIT
T _A	Temperature, Ambient	0	70	°C
V _{CC}	Supply Voltage	4.5	5.5	V
V _{SS}	Supply Voltage	0	0	V
VIL	Logic LOW Input Voltage ¹	-0.5	0.8	V
Vін	Logic HIGH Input Voltage	2.2	Vcc + 0.5	V



NOTE:

1. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lu	Input Leakage Current	V_{CC} = 5.5 V, V_{IN} = 0 V To V_{CC}	-10		10	μA
Ilo	I/O Leakage Current	$\overline{OE} \geq V_{IH}, \ 0 \ V \leq V_{OUT} \leq V_{CC}$	-10		10	μA
V _{OL}	Logic LOW Output Voltage	$I_{OL} = 8.0 \text{ mA}$			0.4	V
Vон	Logic HIGH Output Voltage	$I_{OH} = -8.0 \text{ mA}$	2.4			V
lcc	Average Supply Current ^{1, 2}	Measured at $f_{CC} = max$		180	280	mA
I _{CC2}	Average Standby Supply Current ^{1, 3}	All Inputs = V _{IHMIN} (Clocks idle)		13	25	mA
I _{CC3}	Power-Down Supply Current ¹	All Inputs = $V_{CC} - 0.2 V$ (Clocks idle)		0.002	0.4	mA
I _{CC4}	Power-Down Supply Current ^{1, 3}	All Inputs = $V_{CC} - 0.2 V$ (Clocks at fcc = max)		6	10	mA

FROM PORT

INTERNAL

DATA BUS (OR CONTROL GATE) 15 Ω

Figure 4. Structure of Series Resistor

Input/Output Interface

TO ASSOCIATED INPUT BUFFER, -IF ANY (SEE NOTE)

NOTE: Output-only pins have no associated input buffer.

OD_{nA/B} (OR FLAG)

543601-39

NOTES:

2. Icc (MAX.) using worst case conditions and data pattern. Icc (TYP.) using Vcc = 5 V and and 'average' data pattern.

3. Icc₂ (TYP.) and Icc₄ (TYP.) using Vcc = 5 V and $T_A = 25^{\circ}C$.

^{1.} Icc, Icc2, Icc3, and Icc4 are dependent upon actual output loading, and Icc and Icc4 are also dependent on cycle rates. Specified values are with outputs open (for Icc: C_L = 0 pF); and, for Icc and Icc4, operating at minimum cycle times.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Output Reference Levels	1.5 V
Input Timing Reference Levels	1.5 V
Output Load, Timing Tests	Figure 5

CAPACITANCE 1,2

PARAMETER	RATING
C _{IN} (Input Capacitance)	8 pF
COUT (Output Capacitance)	8 pF



Figure 5. Output Load Circuit

NOTES:

1. Sample tested only.

2. Capacitances are maximum values at 25°C, measured at 1.0MHz, with $V_{IN} = 0$ V.

AC ELECTRICAL CHARACTERISTICS ¹ (V_{CC} = 5 V \pm 10%, T_A = 0°C to 70°C)

SYMBOL	DECRIPTION	-2	20	-2	25	-3	30	-35		UNITS
STIMBOL	DECRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fcc	Clock Cycle Frequency	_	50	_	40	—	33		28.5	MHz
tcc	Clock Cycle Time	20		25		30	_	35		ns
tсн	Clock HIGH Time	8	—	10	_	12	—	15		ns
t _{CL}	Clock LOW Time	8	_	10		12	_	15		ns
t _{DS}	Data Setup Time	10		12		13		15		ns
t _{DH}	Data Hold Time	0	—	0	—	0	_	0	_	ns
t _{ES}	Enable Setup Time	10.4		13	_	15		15		ns
tен	Enable Hold Time	0	—	0		0	—	0		ns
tRWS	Read/Write Setup Time	10.4		13	_	15		18		ns
tRWH	Read/Write Hold Time	0		0		0		0		ns
t _{RQS}	Request Setup Time	12		15	_	18		21		ns
t _{RQH}	Request Hold Time	0		0	_	0		0	_	ns
t _{AS}	Address Setup Time ⁶	12	—	15	_	18		21		ns
t _{AH}	Address Hold Time ⁶	0		0	—	0		0	_	ns
tA	Data Output Access Time	—	12.8	—	16	—	20	—	25	ns
t ACK	Acknowledge Access Time		12		15	—	20	—	25	ns
tон	Output Hold Time	2.0	_	2.0	—	2.0	_	2.0	_	ns
tzx	Output Enable Time, \overline{OE} LOW to D ₀ – D ₃₅ Low-Z ²	1.5	_	2.0	—	3.0	_	3.0	_	ns
t _{xz}	Output Disable Time, \overline{OE} HIGH to $D_0 - D_{35}$ High-Z ²		9		12	_	15	_	20	ns
t _{EF}	Clock to EF Flag Valid (Empty Flag)	_	17.6		22	_	25	_	30	ns
tFF	Clock to FF Flag Valid (Full Flag)	_	17.6	_	22	_	25	_	30	ns
ŧнғ	Clock to HF Flag Valid (Half-Full)	_	17.6		22	_	25	_	30	ns
t _{AE}	Clock to AE Flag Valid (Almost- Empty)	_	16		20	_	25	_	30	ns
t AF	Clock to AF Flag Valid (Almost-Full)	_	16	_	20	_	25	_	30	ns
t _{MBF}	Clock to MBF Flag Valid (Mailbox Flag)	_	12		15	_	20	_	25	ns
t _{PF}	Data to Parity Flag Valid		13.6	_	17	_	20	_	25	ns
t _{RS}	Reset/Retransmit Pulse Width 7	32/20	_	40/25	_	52/30	_	65/35	_	ns
t _{RSS}	Reset/Retransmit Setup Time ³	16	_	20	_	25	_	30		ns
t _{RSH}	Reset/Retransmit Hold Time ³	8	_	10		15	_	20	_	ns
t _{RF}	Reset LOW to Flag Valid		28		35	_	40	_	45	ns
t _{FRL}	First Read Latency ⁴	20		25		30		35		ns
tFWL	First Write Latency ⁵	20		25		30	_	35	_	ns
tBS	Bypass Data Setup	12	_	15		18	_	21		ns
tвн	Bypass Data Hold	3	_	5		5	_	5	_	ns
t _{BA}	Bypass Data Access	_	18	_	20	_	25	_	30	ns

NOTES:

1. Timing measurements performed at 'AC Test Condition' levels.

2. Values are guaranteed by design; not currently production tested.

 t_{RSS} and/or t_{RSH} need not be met unless a rising edge of CK_A occurs while EN_A is being asserted, or else a rising edge of CK_B occurs while EN_B is being asserted.

4. t_{FRL} is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.

5. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.

OPERATIONAL DESCRIPTION

Reset

The device is reset whenever the asynchronous Reset (\overline{RS}) input is taken LOW, and at least one rising edge and one falling edge of both CK_A and CK_B occur while \overline{RS} is LOW. A reset operation is required after power-up, before the first write operation may occur. The LH543601 is fully ready for operation after being reset. No device programming is required if the default states described below are acceptable.

A reset operation initializes the read-address and write-address pointers for FIFO #1 and FIFO #2 to those FIFO's first physical memory locations. If the respective outputs are enabled, the initial contents of these first locations appear at the outputs. FIFO and mailbox status flags are updated to indicate an empty condition. In addition, the programmable-status-flag offset values are initialized to eight. Thus, the $\overline{AE_1}/\overline{AE_2}$ flags get asserted within eight locations of an empty condition, and the $\overline{AF_1}/\overline{AF_2}$ flags likewise get asserted within eight locations of a full condition, for FIFO #1/FIFO #2 respectively.

Bypass Operation

During reset (whenever $\overline{\text{RS}}$ is LOW) the device acts as a registered transceiver, bypassing the internal FIFO memories. Port A acts as the master port. A write or read operation on Port A during reset transfers data directly to or from Port B. Port B is considered to be the slave, and cannot perform write or read operations independently on its own during reset.

The direction of the bypass data transmission is determined by th $R\overline{W}_A$ control input, which does not get overridden by the \overline{RS} input. Here, a 'write' operation means passing data from Port A to Port B, and a 'read' operation means passing data from Port B to Port A.

The bypass capability may be used to pass initialization or configuration data directly between a master processor and a peripheral device during reset.

Address Modes

Address pins select the device resource to be accessed by each port. Port A has three resource-register-select inputs, A_{0A} , A_{1A} , and A_{2A} , which select between FIFO access, mailbox-register access, control-register access (write only), and programmable flag-offset-value-register access. Port B has a single address input, A_{0B} , to select between FIFO access or mailbox-register access.

The status of the resource-register-select inputs is sampled at the rising edge of an enabled clock (CK_A or CK_B). Resource-register select-input address definitions are summarized in Table 1.

FIFO Write

Port A writes to FIFO #1, and Port B writes to FIFO #2. A write operation is initiated on the rising edge of a clock (CK_A or CK_B) whenever: the appropriate enable (EN_A or EN_B) is held HIGH; the appropriate request (REQ_A or REQ_B) is held HIGH; the appropriate Read/Write control ($R\overline{W}_A$ or $R\overline{W}_B$) is held LOW; the FIFO address is selected for the address inputs (A_{2A} – A_{0A} or A_{0B}); and the prescribed setup times and hold times are observed for all of these signals. Setup times and hold times must also be observed on the data-bus pins (D_{0A} – D_{35A} or D_{0B} – D_{35B}).

Normally, the appropriate Output Enable signal (\overline{OE}_A or \overline{OE}_B) is HIGH, to disable the outputs at that port, so that the data word present on the bus from external sources gets stored. However, a 'loopback' mode of operation also is possible, in which the data word supplied by the outputs of one internal FIFO is 'turned around' at the port and read back into the other FIFO. In this mode, the outputs at the port are not disabled. To remain within specification for all timing parameters, the Clock Cycle Frequency must be reduced slightly below the value which otherwise would be permissible for that speed grade of LH543601.

When a FIFO full condition is reached, write operations are locked out. Following the first read operation from a full FIFO, another memory location is freed up, and the corresponding Full Flag is deasserted (\overline{FF} = HIGH). The first write operation should begin no earlier than a First Write Latency (t_{FWL}) after the first read operation from a full FIFO, to ensure that correct read data are retrieved.

FIFO Read

Port Areads from FIFO#2, and Port B reads from FIFO #1. A read operation is initiated on the rising edge of a clock (CK_A or CK_B) whenever: the appropriate enable (EN_A or EN_B) is held HIGH; the appropriate request (REQ_A or REQ_B) is held HIGH; the appropriate Read/Write control (R/W_A or R/W_B) is held HIGH; the FIFO address is selected for the address inputs (A_{2A} – A_{0A} or A_{0B}); and the prescribed setup times and hold times are observed for all of these signals. Read data

Table 1. Resource-Register Addresses

A _{2A}	A 1A	A _{0A}	RESOURCE					
PORT A								
Н	Н	Н	FIFO					
Н	Н	L	Mailbox					
Н	L	Н	\overline{AF}_2 , \overline{AE}_2 , \overline{AF}_1 , \overline{AE}_1 Flag Offsets Register (36-Bit Mode)					
Н	L	L	Control Register (Parity Mode)					
L	Н	H AE ₁ Flag Offset Register						
L	Н	L	AF ₁ Flag Offset Register					
L	L	Н	AE ₂ Flag Offset Register					
L	L	L	AF ₂ Flag Offset Register					
	Аов		RESOURCE					
PORT B								
Н			FIFO					
L			Mailbox					

OPERATIONAL DESCRIPTION (cont'd)

becomes valid on the data-bus pins ($D_{0A} - D_{35A}$ or $D_{0B} - D_{35B}$) by a time t_A after the rising clock (CK_A or CK_B) edge, provided that the data outputs are enabled.

 \overline{OE}_A and \overline{OE}_B are assertive-LOW, asynchronous, Output Enable control input signals. Their effect is only to enable or disable the output drivers of the respective port. Disabling the outputs does *not* disable a read operation; data transmitted to the corresponding output register will remain available later, when the outputs again are enabled, unless it subsequently is overwritten.

When an empty condition is reached, read operations are locked out until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the corresponding empty flag (\overline{EF}) will be deasserted (HIGH). The first read operation should begin no earlier than a First Read Latency (t_{FRL}) after the first write to an empty FIFO, to ensure that correct read data words are retrieved.

Dedicated FIFO Status Flags

Six dedicated FIFO status flags are included for Full ($\overline{FF_1}$ and $\overline{FF_2}$), Half-Full ($\overline{HF_1}$ and $\overline{HF_2}$), and Empty ($\overline{EF_1}$ and $\overline{EF_2}$). $\overline{FF_1}$, $\overline{HF_1}$, and $\overline{EF_1}$ indicate the status of FIFO #1; and $\overline{FF_2}$, $\overline{HF_2}$, and $\overline{EF_2}$ indicate the status of FIFO #2.

A Full Flag is asserted following the first subsequent rising clock edge for a write operation which fills the FIFO. A Full Flag is deasserted following the first subsequent falling clock edge for a read operation to a full FIFO. A Half-Full Flag is updated following the first subsequent rising clock edge of a read or write operation to a FIFO which changes its 'half-full' status. An Empty Flag is asserted following the first subsequent rising clock edge for a read operation which empties the FIFO. An Empty Flag is deasserted following the falling clock edge for a write operation to an empty FIFO.

Programmable Status Flags

Four programmable FIFO status flags are provided, two for Almost-Full (\overline{AF}_1 and \overline{AF}_2), and two for Almost-Empty (\overline{AE}_1 and \overline{AE}_2). Thus, each port has two programmable flags to monitor the status of the two internal FIFO buffer memories. The offset values for these flags are initialized to eight locations from the respective FIFO boundaries during reset, but can be reprogrammed over the entire FIFO depth.

An Almost-Full Flag is asserted following the first subsequent rising clock edge after a write operation which has partially filled the FIFO up to the 'almost-full' offset point. An Almost-Full Flag is deasserted following the first subsequent falling clock edge after a read operation which has partially emptied the FIFO down past the 'almost-full' offset point. An Almost-Empty Flag is asserted following the first subsequent rising clock edge after a read operation which has partially emptied the FIFO down to the 'almost-empty' offset point. An Almost-Empty Flag is deasserted following the first subsequent falling clock edge after a write operation which has partially filled the FIFO up past the 'almost-empty' offset point.

Flag offsets may be written or read through the Port A data bus. All four programmable FIFO status flag offsets can be set simultaneously through a single 36-bit status word; or, each programmable flag offset can be set individually, through one of four eight-bit status words. Table 3 illustrates the data format for flag-programming words .

Also, Table 4 defines the meaning of each of the five flags, both the dedicated flags and the programmable flags, for the LH543601.

WARNING: Control inputs which may affect the computation of flag values at a port generally should not change while the clock for that port is HIGH, since some updating of flag values takes place on the *falling* edge of the clock.

Mailbox Operation

Two mailbox registers are provided for passing system hardware or software control/status words between ports. Each port can read its own mailbox and write to the other port's mailbox. Mailbox access is performed on the rising edge of the controlling FIFO's clock, with the mailbox address selected and the enable (EN_A or EN_B) HIGH. That is, writing to Mailbox Register #1, or reading from Mailbox Register #2, is synchronized to CK_A; and writing to Mailbox Register #2, or reading from Mailbox Register #1, is synchronized to CK_B.

The $R\overline{W}_{A/B}$ and $\overline{OE}_{A/B}$ pins control the direction and availability of mailbox-register accesses. Each mailbox register has its own New-Mail-Alert Flag (\overline{MBF}_1 and \overline{MBF}_2), which is synchronized to the reading port's clock. These New-Mail-Alert Flags are status indicators only, and cannot inhibit mailbox-register read or write operations.

Request Acknowledge Handshake

A synchronous request-acknowledge handshake feature is provided for each port, to perform boundary synchronization between asynchronously-operated ports. The use of this feature is optional. When it is used, the Request input (REQ_{A/B}) is sampled at a rising clock edge. With REQ_{A/B} HIGH, $R/W_{A/B}$ determines whether a FIFO read operation or a FIFO write operation is being requested. The Acknowledge output (ACK_{A/B}) is updated during the following clock cycle(s). ACK_{A/B} meets the setup and hold time requirements of the Enable input (EN_A or EN_B). Therefore, ACK_{A/B} may be tied back to the enable input to directly gate FIFO accesses, at a slight decrease in maximum operating frequency.

The assertion of ACK_{A/B} signifies that REQ_{A/B} was asserted. However, ACK_{A/B} does not depend logically on EN_{A/B}; and thus the assertion of ACK_{A/B} does *not* prove that a FIFO write access or a FIFO read access actually took place. While REQ_{A/B} and EN_{A/B} are being held HIGH, ACK_{A/B} may be considered as a synchronous, predictive boundary flag. That is, ACK_{A/B} acts as a syn-

OPERATIONAL DESCRIPTION (cont'd)

chronized predictor of the Almost-Full Flag \overline{AF} for write operations, or as a synchronized predictor of the Almost-Empty Flag \overline{AE} for read operations.

Outside the 'almost-full' region and the 'almost-empty' region, ACK_{A/B} remains continuously HIGH whenever REQ_{A/B} is held continuously HIGH. Within the 'almost-full' region or the 'almost-empty' region, ACK_{A/B} occurs only on every *third* cycle, to prevent an overrun of the FIFO's actual full or empty boundaries and to ensure that the t_{FWL} (first write latency) and t_{FRL} (first read latency) specifications are satisfied before ACK_{A/B} is received.

The 'almost-full region' is defined as 'that region, where the Almost-Full Flag is being asserted'; and the 'almostempty region' as 'that region, where the Almost-Empty Flag is being asserted.' Thus, the extent of these 'almost' regions depends on how the system has programmed the offset values for the Almost-Full Flags and the Almost-Empty Flags. If the system has *not* programmed them, then these offset values remain at their default values, eight in each case.

If a write attempt is unsuccessful because the corresponding FIFO is full, or if a read attempt is unsuccessful because the corresponding FIFO is empty, ACK_{A/B} is *not* asserted in response to REQ_{A/B}.

If the REQ/ACK handshake is not used, then the REQ_{A/B} input may be used as a second enable input, at a possible minor loss in maximum operating speed. In this case, the ACK_{A/B} output may be ignored.

WARNING: Whether or not the REQ/ACK handshake is being used, the REQ_{A/B} input for a port *must* be asserted for that port to function at all – for FIFO, mailbox, or data-bypass operation.

Data Retransmit

A retransmit operation resets the read-address pointer of the corresponding FIFO (#1 or #2) back to the first FIFO physical memory location, so that data may be reread. The write pointer is not affected. The status flags are updated; and a block of up to 256 data words, which previously had been written into and read from a FIFO, can be retrieved. The block to be retransmitted is bounded by the first FIFO memory location, and the FIFO memory location addressed by the write pointer. FIFO #1 retransmit is initiated by strobing the \overline{RT}_2 pin LOW. FIFO #2 retransmit is initiated by strobing the \overline{RT}_2 pin LOW. Read and write operations to a FIFO should be stopped while the corresponding Retransmit signal is being asserted.

Parity Checking

The Parity Check Flags, \overline{PF}_A and \overline{PF}_B , are asserted (LOW) whenever there is a parity error in the data word present on the Port A data bus or the Port B data bus respectively. The inputs to the parity-evaluation logic come directly (via isolation transistors) from the data-bus bonding *pads*, in each case. Thus, \overline{PF}_A and \overline{PF}_B provide

parity-error indications for whatever 36-bit words are present at Port A and Port B respectively, regardless of whether those words originated within the LH543601 or in the external system.

The four bytes of a 36-bit data word are grouped as $D_0 - D_8$, $D_9 - D_{17}$, $D_{18} - D_{26}$, and $D_{27} - D_{35}$. The parity of each nine-bit byte is individually checked, and the four single-bit parity indications are logically inclusive-ORed and inverted, to produce the Parity-Flag output. Parity checking is initialized for odd parity at reset, but can be reprogrammed for even parity or for odd parity during operation. Control-Register bit 00 (zero) selects the parity mode, odd or even. (See Table 3.)

All nine bits of each byte are treated alike by the parity logic. The byte parity over the nine bits is compared with the Parity Mode bit in the Control Register, to generate a byte-parity-error indication. Then, the four byte-parityerror signals are NORed together, to compute the assertive-LOW parity-flag value.

Word-Width Selection on Port B

The word width of data access on Port B is selected by the WS₀ and WS₁ control inputs. WS₀ and WS₁ both are tied HIGH for 36-bit access; they both are tied LOW for single-byte access. For double-byte access, WS₀ is tied HIGH and WS₁ is tied LOW. (See Table 2.)

In the single-byte-access or double-byte-access modes, FIFO write operations on Port B essentially pack the data to form 36-bit words, as viewed from Port A. Similarly, singlebyte or double-byte FIFO read operations on Port B essentially unpack 36-bit words through a series of shift operations. FIFO status flags are updated following the last access which forms a complete 36-bit transfer.

Since the values for each status flag are computed by logic directly associated with one of the two FIFO-memory arrays, and not by logic associated with Port B, *the flag values reflect the array fullness situation in terms of complete 36-bit words*, and not in terms of bytes or double bytes.

However, there is no such restriction for switching from writing to reading, or from reading to writing, at Port B. As long as t_{RWS} , t_{DS} , and t_A are satisfied, R/W_B may change state after *any* single-byte or double-byte access, and not only after a full 36-bit-word access.

Also, the word-width-matching feature continues to operate properly in 'loopback' mode.

Note that the programmable word-width-matching feature is *only* supported for FIFO accesses. Mailbox and Data Bypass operations do *not* support word-width matching between Port A and Port B. Tables 2, 3, and 4, and Figures 6a, 6b, 7a, and 7b summarize word-width selection for Port B.

Table 2. Port B Word-Width Selection

WS ₁	WS ₀	PORT B DATA WIDTH				
Н	Н	36-Bit				
H	L	(Reserved)				
L	H	18-Bit				
L	L	9-Bit				

RESOURCE- REGISTER ADDRESS		RESOURCE-REGISTER CONTENTS										
A _{2A}	A _{1A}	A _{0A}										
						NORMAL F	FIFO O	PERATION				
			D _{35A}							D _{0A}		
Н	н	Н	X							X		
						Μ	AILBO	X				
			D35A							D _{0A}		
н	н	L	X							X		
				Ī	$\mathbf{AF}_2, \mathbf{\overline{AE}}$	$2, \overline{AF}_1, \overline{AE}_1 FLAG O$	FFSET	S REGISTER (36-BIT	MODE)			
			D35A	D34A D27A	D26A	D25A D18A	D 17A	D16A D9A	D8A	D7A D0A		
н	L	н	X	AF ₂ Offset ¹	Х	\overline{AE}_2 Offset ¹	X	AF ₁ Offset ¹	X	AE ₁ Offset ¹		
					CON	TROL REGISTER: (W	RITE-C	ONLY) PARITY EVEN	/ODD			
			D35A							D _{1A} D0A		
н	L	L	X						X	Parity Mode ²		
						8-BIT AE1 FLA	G OFFS	SET REGISTER				
			D35A						D8A	D7A D0A		
L	н	н	Х						X	AE ₁ Offset ¹		
						8-BIT AF1 FLA	G OFFS	SET REGISTER				
			D _{35A}						D _{8A}	D _{7A} D _{0A}		
L	н	L	X						X	AF ₁ Offset ¹		
						8-BIT AE ₂ FLAG	G OFFS	SET REGISTER				
			D35A						D _{8A}	D7A D0A		
L	L	Н	X						X	AE ₂ Offset ¹		
						8-BIT AF ₂ FLA	G OFFS	SET REGISTER				
			D35A						D8A	D7A D0A		
L	L	L	X						X	\overline{AF}_2 Offset ¹		

Table 3. Resource-Register Programming

NOTES:

1. All four programmable-flag-offset values are initialized to eight (8) during a reset operation.

2. Odd parity = HIGH; even parity = LOW. The parity mode is initialized to odd during a reset operation.

FLAG	VA	LID READ CY	CLES REMAINI	NG	VALID WRITE CYCLES REMAINING				
	FLAG :	= LOW	FLAG = HIGH		FLAG	= LOW	FLAG = HIGH		
	MIN	MAX	MIN	MAX	MIN	МАХ	MIN	MAX	
FF	256	256	0	255	0	0	1	256	
AF	256-р	256	0	255-р	0	р	p + 1	256	
HF	129	256	0	128	0	127	128	256	
ĀĒ	0	q	q + 1	256	256-q	256	0	255-q	
EF	0	0	1	256	256	256	0	255	

Table 4. Flag Definition Table ¹

NOTES:

q = Programmable-Almost-Empty Offset value. (Default value: q = 8.)
p = Programmable-Almost-Full Offset value. (Default value: p = 8.)

PORT B WORD-WIDTH SELECTION



Figure 6a. 36-to-18 Funneling Through FIFO #1



Figure 6b. 36-to-9 Funneling Through FIFO #1

NOTES:

- The heavy black borders on register segments indicate the main data path, suitable for most applications. Alternate paths feature a different ordering of bytes within a word, at Port B.
- The funneling process does not change the ordering of bits within a byte. Halfwords (Figure 6a) or bytes (Figure 6b) are transferred in parallel form from Port A to Port B.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to read $D_{0B} D_{35B}$, and three dummy words should be passed through initially. Also, incomplete data words may occur, when the word width is changed from shorter to longer at an inappropriate point in the data block passing through the FIFO.

PORT B WORD-WIDTH SELECTION



Figure 7a. 18-to-36 Defunneling Through FIFO #2



Figure 7b. 9-to-36 Defunneling Through FIFO #2

NOTES:

- The heavy black borders on register segments indicate the only data paths used. The other byte segments of Port B do not participate in the data path during defunneling.
- The defunneling process does not change the ordering of bits within a byte. Halfwords (Figure 7a) or bytes (Figure 7b) are transferred in parallel form from Port B to Port A.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to send data, and three dummy words should be passed through initially. Also, incomplete data words may occur, when the word width is changed from shorter to longer at an inappropriate point in the data block passing through the FIFO.

TIMING DIAGRAMS



Figure 8. Reset Timing



Figure 9. Data Bypass Timing



543601-24





Figure 11. Port B FIFO Read/Write







Figure 13. Port B Mailbox Access



Figure 14. Flag Programming







Figure 16. Almost-Empty Flag Timing















Figure 20. FIFO #2 Retransmit



Figure 21. FIFO #1 Retransmit







igure 24. FIFO #1 Read and Write Operation in Near-Full Region



Near-Full Region



Figure 26. Port B Double-Byte FIFO #1 Read Access for 36-to-18 Funneling















Figure 30. Write Request/Acknowledge Handshake



Figure 31. Read Request/Acknowledge Handshake

PACKAGE DIAGRAMS



132-pin PQFP



144-pin TQFP

ORDERING INFORMATION

