

LH5324000

CMOS 24M (3M × 8) MROM

FEATURES

- 3,145,728 × 8 bit organization
 - Access time: 150 ns (MAX.)
 - Supply current:
 - Operating: 65 mA (MAX.)
 - Standby: 100 µA (MAX.)
 - TTL compatible I/O
 - Three-state output
 - Single +5 V Power supply
 - Static operation
 - When the address input at both A_{19} and A_{20} is high level, outputs become high impedance irrespective of CE or OE .
 - Package:
 - 42-pin, 600-mil DIP
 - Others:
 - Non programmable
 - Not designed or rated as radiation hardened
 - CMOS process (P type silicon substrate)

PIN CONNECTIONS





Figure 1. Pin Connections

DESCRIPTION

The LH5324000 is a 24M-bit CMOS mask-programmable ROM organized as $3,145,728 \times 8$ bits. It is fabricated using silicon-gate CMOS process technology.



532400-2

Figure 2. LH5324000 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₋₁ - A ₂₀	Address input
D ₀ - D ₇	Data output
CE	Chip enable input
OE	Output enable input

SIGNAL	PIN NAME
V _{CC}	Power pin (+5 V)
GND	Ground
NC	No connection

TRUTH TABLE

CE	OE	A₁ - A₁₈	A₁₉	A₂₀	DATA OUTPUT	SUPPLY CURRENT
					D₀ - D₇	
H	X	X	X	X	High-Z	Standby (I _{SB})
L	H	X	X	X	High-Z	Operating (I _{CC})
L	L	X	L	L	Output	Operating (I _{CC})
L	L	X	L	H	Output	Operating (I _{CC})
L	L	X	H	L	Output	Operating (I _{CC})
L	L	X	H	H	High-Z	Operating (I _{CC})

NOTES:

1. X = Don't care; High-Z = High-impedance
2. When the address inputs become HIGH to both A₁₉ and A₂₀, the data does not exist in this address area, the data outputs become "High Impedance".

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V _{IH}	—	2.2	V _{CC} + 0.3	V	—
Input 'Low' voltage	V _{IL}	—	-0.3	0.8	V	—
Output 'High' voltage	V _{OH}	I _{OH} = -400 μA	2.4	—	V	—
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA	—	0.4	V	—
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}	—	10	μA	—
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}	—	10	μA	1
Operating current	I _{CC1}	t _{RC} = 150 ns	—	65	mA	2
	I _{CC2}	t _{RC} = 1 μs	—	55	mA	
Standby current	I _{SB1}	CE = V _{IH}	—	2	mA	—
	I _{SB2}	CE = V _{CC} - 0.2 V	—	100	μA	
Input capacitance	C _{IN}	f = 1 MHz, t _A = 25°C	—	10	pF	—
Output capacitance	C _{OUT}		—	10	pF	—

NOTES:

1. CE = V_{IH}, OE = V_{IH}
2. V_{IN} = V_{IH} or V_{IL}, CE = V_{IL}, output is open

AC ELECTRICAL CHARACTERISTICS (V_{CC} = +5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	150	—	ns	—
Address access time	t _{AA}	—	150	ns	—
Chip enable access time	t _{ACE}	—	150	ns	—
Output enable delay time	t _{OE}	—	70	ns	—
Output hold time	t _{OH}	5	—	ns	—
Output floating time	t _{CHZ}	—	60	ns	1
	t _{OHZ}	—	60	ns	
	t _{AHZ}	—	70	ns	

NOTE:

1. Determined by the time for the output to be opened. (Irrespective of output voltage)

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input signal rise time	10 ns
Input signal fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V, 2.2 V
Output load condition	1TTL + 100 pF

NOTE:

It is recommended that a decoupling capacitor be connected between V_{CC} and GND-Pin.




Figure 3. Byte Mode





Figure 4. Word Mode

PACKAGE DIAGRAM



ORDERING INFORMATION

<u>LH532400</u>	
Device Type	<u>D</u>
	Package
	42-pin, 600-mil DIP (DIP42-P-600)

Example: LH532400D (CMOS (24M 3M x 8) Mask-Programmable ROM, 42-pin, 600-mil DIP)