SHARP

REFERENCE

SPEC No.	MS-J09807	
ISSUE:	Sep. 16. 1997	

То	;				

SPEC	IFICATIONS
SILO	TITCATIONS
Product Type	1M SRAM
LH52V	71000CJS-70LL
Model No.	(LHSC105S)
CUSTOMERS ACCEPTANCE	
BAY:	PRSENTED
DAT.	T. KUZUMOTO Dept. General Manager
	REVIEWED BY: PREPARED BY:
	F. Pohiluski T. Takeda
	Engineering Dept.2 Memory IC Engineering Center

Tenri Integrated Circuits Group SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - · Audiovisual equipment
 - · Home appliances
 - · Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - · Mainframe computers
 - · Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - · Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

1.	Description	•				•		•	•	•	•	•	•	•	•	•	 •	•	•	•	2
2.	Pin Configuration · · ·	•		-		•	• .	•	•	•	•		•	•	•	•	 •	•	•	•	2
3.	Truth Table	•		•	•	•		•	•	•	•	•	•		•	•	 •	•		•	3
4.	Block Diagram	•		•	•	•		•	•	•	•	•	•	•	•	•	 	•	•	• • •	3
5.	Absolute Maximum Ratings		٠	•	•	•			•	•	•	•	•	•	•	•	 •	•	•	. •	4
6.	Recommended DC Operating Cond	dit	ions	3				•	•	•	•	•	•		•	•	 •		•		4
7.	DC Electrical Characteristics	S		•		•		•	•	٠	•		•		•	•	 •	•			4
8.	AC Electrical Characteristics	3		•	•	•	• •		•	•	•	•	•				 •	•	•	•	5
9.	Data Retention Characteristic	es		•		•			•	•	•	•	•	•	•	•	 	•	•	•	€
10.	Pin Capacitance · · ·	•		•		•		•	•	•	•	•	•	•	•	•	 •	•	•	•	6
11	Timing Chart · · ·												•				 				7

1. Description

The LH52V1000CJS-70LL is a static RAM organized as 131, 072 \times 8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

70 ns (Max.) OAccess Time 40 mA (Max.) Operating current 5 mA (Max. trc. twc=1 μ s) 5 0 μA (Max. Ta=85°C) OStandby current OData retention current 1.0 μ A (Max. Vccdr = 3 V, Ta = 25°C) OSingle power supply 2.7 V to 3.6 V Operating temperature -25% to +85%OFully static operation OThree-state output ONot designed or rated as radiation hardened

O 3 2 pin TSOP (TSOP 3 2 - P - 0 8 1 3) plastic package

ON-type bulk silicon

2. Pin Configuration

A 11 - 10	32	OE
A 9 🖂 2	31	A 10
A 8 🖂 3	30	CEı
A 13 4	29	I/O 8
$\overline{\text{WE}} \square 5$	28	Ι/Ο τ
$CE_2 \square 6$	27	I/O 6
A 15 🖂 7	26	I/O 5
Vcc □ 8	25	I/O +
NC 🖂 9	24	GND
A 16 🖂 10	23	I/O 3
A 14 🖂 11	22	I/O 2
A 12 12	21	I/O 1
A 7 🖂 13	20	Αo
A 6 🖂 14	19	Αı
A 5 🖂 15	18	A 2
A16	(Top View) 17	Аз


Pin Name	Function
Ao to Ais	Address inputs
CE 1	Chip enable 1
CE 2	Chip enable 2
WE	Write enable
ΘĒ	Output enable
I/O 1 to I/Os	Data inputs/outputs
Vcc	Power supply
GND	Ground
NC	Non connection

3. Truth Table

CE 1	C E 2	WE	ΟĒ	Mode	I/OıtoI/Os	Supply current
Н	*	*	*	Standby	High impedance	Standby (Ism)
*	L	*	*	Standby	High impedance	Standby (Ism)
L	Η·	L	*	Write ;	Data input	Active (Ice)
L	Н	Н	L	Read	Data output	Active (Ice)
L	Н	Н	Н	Output disable	High impedance	Active (Icc)

(*=Don't Care, L=Low, H=High)

4. Block Diagram



5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage (*1)	Vcc	-0.3 to $+4.6$	v
Input voltage (*1)	илЛ	-0.3(*2) to Vcc+0.3	v
Operating temperature	Topr	-25 to +85	τ
Storage temperature	Tstg	-65 to +150	r

Note) *1. The maximum applicable voltage on any pin with respect to GND.

*2. Undershoot of -3.0V is allowed width of pluse bellow 50ns.

6. Recommended DC Operating Conditions

(Ta = -25% to +85%)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	2.7	3.0	3.6	V
Input voltage	VIH	2.2		Vcc+0.3	V
	VIL	-0.3 (*3)		0.8	V

Note) *3. Undershoot of -3.0V is allowed width of pluse below 50ns.

7. DC Electrical Characteristics

 $(Ta = -25 \, \text{°C} \text{ to } + 85 \, \text{°C} \text{ , Vcc} = 2.7 \, \text{V} \text{ to } 3.6 \, \text{V})$

	·						,
Parameter	Symbol	Conditions		Min.	Typ. (*4)	Max.	Unit
Input leakage	Iti	V _{IN} =OV to V _{CC}					
current				-1.0		1.0	μΑ
Output	Ito	CE1=ViH or CE2=ViL or					
leakage		OE=VIH OF WE=VIL		-1.0		1.0	μА
current		V _{1/0} =0V to V _{CC}					
Operating	Icc	CE1=VIL, VIN=VIL OF VIH	tcycLE				
supply		CE2=V1H, I1/0=OmA	=Min			4 0	m A
current	Icci	CE1=0. 2V, Vix=0. 2V or Vcc -0. 2V	tcycle				
		CE ₂ =V _{cc} = 0, 2V. I _{1/0} =0mA	=1.0 μ S			5	m A
Standby	Isa	CE1, CE2≥Vcc - 0, 2V or					
current		CE2≤0. 2V			0.7	5 0	μA
	Issi	CE1=Vih or CE2=Vil				3	m A
Output	Vol	IoL= 2.0 mA			,	0.4	V
voltage	Vон	I он= — 1. О по.A		2.4			V

Note) ★4. Typical values at Vcc=3.0V, Ta=25°C.

8. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0.6 V to 2.2	V
Input rise and fall time	5	пs
Input and Output timing Ref. level	1.5	V
Output load :	1 T T L + C (3 0 p F)	(*5)

Note) *5. Including scope and jig capacitance.

Read cycle

 $(Ta = -2.5 \, \text{°C} \text{ to } + 8.5 \, \text{°C}, Vcc = 2.7 \, \text{V} \text{ to } 3.6 \, \text{V})$

Parameter	Symbol	Min.	Max.	Unit	
Read cycle time	trc	7 0		ns	7
Address access time	t aa		7 0	ns	
CE: access time	t ACE 1		7 0	ns	7
CE2 access time	t ACE 2		7 0	ns	
Output enable to output valid	t o E		3 5	ns	
Output hold from address change	tон	1 0		ns	7
CE: Low to output active	tızı	1 0		ns	* 6
CE ₂ High to output active	t L Z 2	1 0		ns	* 6
OE Low to output active	. tolz	5		ns	* 6
CE: High to output in High impedance	t Hz 1	0	3 0	ns	* 6
CE2 Low to output in High impedance	t HZ2	0	3 0	ns	* 6
OE High to output in High impedance	tонz	0	3 0	ns	* 6

Write cycle

 $(Ta = -2.5 \, \text{°C} \text{ to } + 8.5 \, \text{°C} \text{ , Vcc} = 2.7 \, \text{°V} \text{ to } 3.6 \, \text{V})$

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	t wc	7 0		ns	
Chip enable to end of write	tcw	6 0		ns	
Address valid to end of write	t AW	6 0		ns	7
Address setup time	tas	0		ns	
Write pluse width	twp	5 0		ns	
Write recovery time	twr	0		ns	
Input data setup time	t ow	3 0		ns	7
Input data hold time	t DH	0		ns	7
WE High to output active	tow	5		ns	*
WE Low to output in High impedance	twz	0	3 0	ns	*
OE High to output in High impedance	tonz	0	3 0	ns	*

Note) *6. Active output to High impedance and High impedance to output active tests specified for a ±200mV transition from steady state levels into the test load.

9. Data Retention Characteristics

 $(T_a = -25\% \text{ to } +85\%)$

Paramenter	Symmbol.	Conditions		Min.	Typ. (*8)	Max.	Unit
Data Retention supply voltage	Vccdr	$\frac{CE_2 \le 0.2 \text{ V}}{CE_1 \ge \text{ V}_{CGDR} - 0.2}$	2.0		3.6	v	
Data Retention	Iccdr	Vccbr = 3 V	T a = 2.5 C		0.7	1.0	μA
supply current		$CE_2 \le 0.2$ or	1.57 (1.77)			4.0	
Chip enable	tcor	CE1≥ Vccdr-0.2	(*/)			4 0	μΑ
setup time			_	0			ms
Chip enable	t R						
hold time				5			ms

Note) *7. $C E_2 \ge V_{CCDR} - 0.2 V$ or $C E_2 \le 0.2 V$

*****8. Typical values at Ta=25 $^{\circ}$ C

10. Pin Capacitance


(Ta=25°C, f=1MHz)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Input capacitance	CIN	V = 0 V			1 0	pF	* 9
I/O capacitance	C1/0	$V_{I/O} = 0 V$			1 0	pF	* 9

Note) *9. This parameter is sampled and not production tested.


11. Timing Chart

Read cycle timing chart - (*10)




Note) *10. WE is high for Read cycle.

Write cycle timing chart— (OE Controlled)



Write cycle timing chart - (OE Low fixed)




Note) * 11. A write occurs during the overlap of a low CE1, a high CE2 and a low WE, A write begins at the latest transition among CE: going low, CE: going high and WE going low.

> A write ends at the earliest transition among CE1 going high, CE2 going low and WE going high. two is measured from the beginning of write to the end of write.

- * 12. to is measured from the later of CE1 going low or CE2 going high to the end of write.
- * 13. the is measured from the address valid to the beginning of write.
- * 14. tm is measured from the end of write to the address change. tmm applies in case a write ends at CE1 or WE going high, two applies in case a write ends at CE2 going low.
- * 15. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- * 16. If CE1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- * 17. If CE: goes high simultaneously with WE going high or before WE going high, the outputs remain in high impedance state.

Data Retention timing chart - (CE: Controlled) (*18) Data Retention mode Vcc 2.7 V tcor t R 2.2 V -VCCDR CE 1 ≥ V ccor - 0.2 V CEı

Data Retention timing chart - (CE2 Controlled)



Note) *18. To control the data retention mode at CE1, fix the input level of CE2 between Vccm and Vccm - 0.2V or OV and 0.2V during the data retention mode. Static, SRAM, RAM, Random Access Memory, LH52V1000CJS-70LL