

SPEC No.	MS - J 0 9 9 0 2	
ISSUE:	Oct 16, 1997	

	PRELIMINARY
SP	ECIFICATIONS
Product Type	256k SRAM
I	LH52256CVJY
Model No.	(LH525CV7)
	tions contains 11 pages including the cover and appendix. y objections, please contact us before issuing purchasing ord
USTOMERS ACCEPTANCE DATE:	
If you have any	PRESENTED BY: T. KUZUMOTO Dept. General Manager
USTOMERS ACCEPTANCE DATE:	PRESENTED BY: T. KUZUMOTO Dept. General Manager REVIEWED BY: PREPARED BY:
CUSTOMERS ACCEPTANCE DATE:	PRESENTED BY: T. KUZUMOTO Dept. General Manager

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - · Audiovisual equipment
 - · Home appliances
 - · Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - · Mainframe computers
 - Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - \cdot Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - · Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents

1.	Description	
2.	Pin Configuration · · · · · · · · · · · · · · · · · · ·	
3.	Truth Table 3	
4.	Block Diagram	
5.	Absolute Maximum Ratings 4	
6.	Recommended DC Operating Conditions 4	
7.	DC Electrical Characteristics 4	
8.	AC Electrical Characteristics 5	
9.	Data Retention Characteristics 6	
.0.	Pin Capacitance · · · · · · · · · · · · · · · · · · ·	
1.	Timing Chart	



1.Description

The LH52256CVJY is a static RAM organized as 32, 768 \times 8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

OAccess Time · · · · 200 n s (Max.)

 $\cdots \qquad 150 \text{ ns (Max. } V_{cc} = 3.0 \text{ V})$

Operating current · · · · 15 m A (Max.)

. . . .

5 m A (Max. t RC, t WC = 1 μ S)

OStandby current \cdots 3 5 μ A (Max.)

OData retention current \cdots 1.0 μ A (Max. Vccpr = 3.0 V, Ta = 2.5 °C)

OSingle power supply \cdots 2.7 V to 3.6 V Operating temperature \cdots -25 °C to +85 °C

OFully static operation

OThree-state output

ONot designed or rated as radiation hardened

 \bigcirc 3 2 pin CSP (FBGA032-P-0608) plastic package

ON-type bulk silicon

2. Pin Configuration

	,	1	2	3	4	5_	6	7	8	
A		$(\widehat{A2})$	(A3)	$(\widehat{\mathbf{A1}})$			(NC)	$(\widehat{\mathbf{A4}})$	(A5)	
В		(1/01)	$(\widehat{A0})$	(I/O2)			(A12)	$(\widehat{A6})$	(A7)	
С		(GND)	(1/03)					(A14)		
D		(I/O4)	(I/O5)					(xc)	$(v\overline{\infty})$	
Ε		(I/O7)	(I/O8)	(I/O6)			(\mathbf{NC})	(A13)	(WE)	
F		(A10)	(OE)	(/CE)			(A8)	(A11)	(A9)	
					(Top Vie	w)				


Pin Name	Function
Ao to A14	Address inputs -
CE	Chip enable
WE	Write enable
ŌE	Output enable
I/O:toI/Os	Data inputs/outputs
Vcc	Power supply
GND	Ground




3. Truth Table

CE	WE	ŌE	Mode	I /O 1 to I /O 8	Supply current
Н	*	*	Standby	High impedance	Standby (Ism)
L	Н	L	Read	Data output	Active (Icc)
L	H.	Н	Output disable	High impedance	Active (Icc)
L	L	*	₩rite	Data Input	Active (Icc)

(*=Don't Care, L=Low, H=High)







5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*1)	Vcc	-0.3 to $+7.0$	V
Input voltage(*1)	Vin	-0.3(*2) to $Vcc+0.3$	V
Operating temperature	Topr	-25 to +85	r
Storage temperature	Tstg	-65 to +150	r

Note) *1. The maximum applicable voltage on any pin with respect to GND.

*2. Undershoot of -3.0V is allowed width of pluse bellow 50ns.

6.Recommended DC Operating Conditions

(Ta=-25% to +85%)

Parameter		Symbol	Min.	Тур.	Max.	Unit
Supply vol	tage	Vcc	2.7		3.6	V
Input	Vcc=2.7V to 3.6V	VIH	Vcc-0.5		Vcc+0.3	V
voltage		VıL	-0.3 (*3)		0.2	
	Vcc=3.0V to 3.6V	VIH	2.0		Vcc+0.3	V
		Vil	- 0 . 3 (*3)		0.6	

Note) *3. Undershoot of -3.0V is allowed width of pluse below 50ns.

7.DC Electrical Characteristics

(Ta = $-2~5~\mbox{\ensuremath{\raisebox{.3ex}{\mathcal{C}}}}$ to $+8~5~\mbox{\ensuremath{\raisebox{.3ex}{\mathcal{C}}}}$,Vcc= $2..7~\mbox{\ensuremath{$V$}}$ to $3..6~\mbox{\ensuremath{$V$}}$)

		,	,			0 ,
Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage	Iti	V _{IN} = OV to V _{CC}				
current			-1.0		1.0	μΑ
Output	ILO	CE =V _{IH} or				
l eakage		OE =VIH	-1.0		1.0	μΑ
current		V _{I/0} =0V to Vcc				
Operating	Icc	Minimum cycle				
supply		Vin =Vil or Vih, Ii/o =OmA, CE =Vil		8	1 5	m A
current		trc, two =1 μ s				
		Vin =Vil or Vih, Ii/o =OmA, CE =Vil			5	m A
Standby	Іѕв	$\overline{\text{CE}} \geq V_{cc} - 0.2V$		0.3	3 5	μΑ
current	Іѕві	CE =VIH			0.4	m A
Output	Vol	Iot = 0.5mA			0.5	V
voltage	Vон	$I_{OH} = -0.5 \text{mA}$	_ Vcc-0.5			V

Note) *4. Typical values at Vcc=3.0V, Ta=25°C.

8. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0 V to Vcc
Input rise and fall time	10 n s
Input and Output timing Ref. level	1 . 5 V
Output load	$C_L = 100 pF$ (*5)

Note) *5. Including scope and jig capacitance.

Read cycle

(Ta=-25% to +85%, Vcc=2.7V to 3.6V)

	Vcc	2.7 V t	o 3.6 V	3.0 V t	o 3.6 V		
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	
Read cycle time	trc	200		150		ns	
Address access time	taa		200		150	ns	
CE access time	tace		200		150	ns	
Output enable to output valid	toe		100		7 0	ns	
Output hold from address change	tон	1 0		1 0		ns	
CE Low to output active	tız	1 0		10		ns	* 6
OE Low to output active	tolz	10		1 0		ns	* 6
CE High to output in High impedance	tнz	0	6 0	0	6 0	ns	* 6
OE High to output in High impedance	tонz	0	6 0	0	6 0	ns	* 6

Write cycle

(Ta=-25°C to +85°C ,Vcc=2.7 V to 3.6 V)

	Vcc	2.7 V t	o 3.6 V	3.0V t	o 3.6 V	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write cycle time	t wc	200		150		ns
CE Low to end of write	t cw	170		120		ns
Address valid to end of write	t aw	170		120		ns
Address setup time	tas	0		0		ns
Write pluse width	twp	150		100		ns
Write recovery time	twr	0		0		ns
Input data setup time	t Dw	100		8 0		ns
Input data hold time	t DH	0		0		ns
WE High to output active	t ow	1 0		10		ns
WE Low to output in High impedance	t wz	0	6 0	0	6 0	ns
OE High to output in High impedance	tонz	0	6-0	0	6 0	ns

***** 6 ***** 6

***** 6

Note) \star 6. Active output to High impedance and High impedance to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.

9. Data Retention Characteristics

(Ta = -25% to +85%)

		(14 200 10 1000)					
Paramenter	Symbol	Conditions		Min.	Typ. (*7)	Max.	Unit
Data Retention	VCCDR	CE≥ Vccdr-0.					
supply voltage		:		2.0		3.6	V
Data Retention	ICCDR	$V_{CCDR} = 3 V$	T a = 2 5 ℃		0.3	1.0	μА
supply current			T a = 4 0 ℃			3.0	μΑ
		$\overline{CE} \ge V_{CCDR} - 0.2$	2 V			3 0	μΑ
Chip enable	tcor			ĺ			
setup time				0			ns
Chip enable	t R			(*8)			
hold time				trc			n s

Note) ★7. Typical values at Ta=25℃

∗8. Read Cycle

10. Pin Capacitance


 $(Ta = 2 5 \, \text{C}, f = 1 \, \text{MH} z)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Input capacitance	CIN	$V_{IN} = 0 V$			7	рF	* 9
I/O capacitance	C1/0	$V_{I/O} = 0 V$			1 0	рF	* 9

Note) *9. This parameter is sampled and not production tested.


11. Timing Chart

Read cycle timing chart— (*10)




Note) *10. WE is high for Read cycle.

Write cycle timing chart— (OE Controlled)



.

Write cycle timing chart - $\overline{(0E)}$ Low fixed)




- Note) * 11. A write occurs during the overlap of a low CE, and a low WE,

 A write begins at the latest transition among CE going low, and WE going low.

 A write ends at the earliest transition among CE going high, and WE going high.

 two is measured from the beginning of write to the end of write.
 - * 12. tom is measured from the later of $\overline{\text{CE}}$ going low to the end of write.
 - * 13. tas is measured from the address valid to the beginning of write.
 - * 14. twm is measured from the end of write to the address change.
 - \star 15. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - * 16. If $\overline{\text{CE}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
 - * 17. If $\overline{\text{CE}}$ goes high simultaneously with $\overline{\text{WE}}$ going high or before $\overline{\text{WE}}$ going high, the outputs remain in high impedance state.



CSP, Static, SRAM, RAM, Random Access Memory, LH52256CVJY