То;	·····	SPEC No. ISSUE: May 15 1996
		IFICATIONS
Produc	t Type <u>8</u>	M Flash File Memory
	LH2	8 F 8 0 0 S U R – 7 0
Model	No	(LHF80S06)
	have any object	ontains <u>44</u> pages including the cover and appendix. tions, please contact us before issuing purchasing order
DATE:		
BY:		PRESENTED <u>For</u> <u>M. Kuhi</u> <u>H. SHIMIZU</u> Dept. General Manager
		REVIEWED BY: PREPARED BY:
<b>.</b> .		T- Yashida
		Engineering Dept.2 Flash Memory Developement Center Fukuyama Integrated Circuits Group SHARP CORPORATION

LHF80S06

Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.

(1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).

- Office electronics
- ·Instrumentation and measuring equipment
- · Machine tools
- ·Audiovisual equipment
- ·Home appliance
- ·Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - ·Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - ·Mainframe computers

  - ·Traffic control systems
  - ·Gas leak detectors and automatic cutoff devices
  - •Rescue and security equipment
  - •Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - ·Aerospace equipment
  - ·Communications equipment for trunk lines
  - ·Control equipment for the nuclear power industry
  - ·Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

•Please direct all queries regarding the products covered herein to a sales representative of the company.

Subject to be changed without notice.



LHF80S06

in di serie de la constante de

# LH28F800SUR-70 8 Mbit (512 Kbit x 16, 1 Mbit x 8) 5V Single Voltage Flash Memory

CONTENTS	PAGE	CONTENTS	PAGE
FEATURES	2	4.0 BUS OPERATIONS, COMMANE AND STATUS REGISTER	)S
1.0 INTRODUCTION	3	DEFINITIONS	10
2.0 DEVICE PINOUT	4	5.0 ELECTRICAL SPECIFICATION	S 16
3.0 MEMORY MAPS		6.0 PACKAGE AND PACKING SPECIFICATION	39

SHAKP

LHF80S06

## LH28F800SUR-70 8 MBIT (512 KBIT x 16, 1 MBIT x 8) 5V SINGLE VOLTAGE FLASH MEMORY

#### **FEATURES**

- 5V Write/Erase Operation (5V V<sub>PP</sub>)
  - No Requirement for DC/DC Converter to Write/Erase
- User-Selectable 3.3V or 5V V<sub>cc</sub>
- User-Configurable x8 or x16 Operation
- 70 ns Maximum Access Time
- Min. 2.7V Read capability
   160ns Maxmum Access Time(Vcc=2.7V)
- 0.32 MB/sec Write Transfer Rate
- 100 Thousand Erase Cycles per Block
- 56-Lead, 1.2mm x 14mm x 20mm TSOP Package

- Revolutionary Architecture
  - Pipelined Command Execution
  - Write During Erase
  - Command Superset of Sharp LH28F008SA
- 5 μA (TYP.) I<sub>cc</sub> in CMOS Standby
- 1 μA (TYP.) Deep Power-Down
- 16 Independently Lockable Blocks
- State-of-the-Art 0.55 µm ETOX<sup>™</sup> Flash Technology
- Not designed or rated as radiation hardened

Sharp's LH28F800SUR-70 8-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5V single voltage operation and very high read/write performance, the LH28F800SUR-70 is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F800SUR-70 is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8-Mbit Flash memory, the LH28F016SA 16-Mbit Flash memory and the LH28F016SU 16-Mbit 5V single voltage Flash memory), extended cycling, low power 3.3V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F800SUR-70's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3V and 5.0V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX<sup>™</sup> process technology, the LH28F800SUR-70 is the most cost-effective, high-density 3.3V flash memory.

\* ETOX is a trademark of Intel corporation.

#### LHF80S06

## **1.0 INTRODUCTION**

The specifications intended to give an overview of the chip feature-set and of the operating AC/DC specifications. Please refer to User's Manual also, to learn detail usage.

#### **1.1 Product Overview**

The LH28F800SUR-70 is a high performance 8 Mbit (8,388,608 bit) block erasable non-volatile random access memory organized as either 512 Kword x 16 or 1 Mbyte x 8. The LH28F800SUR-70 includes sixteen 64 KB (65,536) blocks or sixteen 32-KW (32,768) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F800SUR-70:

- 5V Write/Erase Operation (5V V<sub>pp</sub>)
- 3.3V Low Power Capability (2.7V Vcc Read)
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/write operation.

The LH28F800SUR-70 will be available in a 56-lead, 1.2mm thick, 14mm x 20mm TSOP type I package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8-Mbit Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- · Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks

- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 8 µsec, a 25% improvement over the LH28F008SA. A Block Erase operation erases one of the 16 blocks in typically 0.7 sec, independent of the other blocks, which is about 55% improvement over the LH28F008SA.

The LH28F800SUR-70 incorporates two Page Buffers of 256 Bytes (128 Words) each to allow page data writes. This feature can improve a system write performance over previous flash memory devices.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the LH28F008SA requires an operation to complete before the next operation can be requested, the LH28F800SUR-70 allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The LH28F800SUR-70 can also perform write operations to one block of memory while performing erase of another block.

The LH28F800SUR-70 provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable O/S or Application Code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the LH28F800SUR-70 has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

#### LHF80S06

The LH28F800SUR-70 contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F800SUR-70 from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 16 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F800SUR-70 incorporates an open drain RY/ BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F800SUR-70 also incorporates a dual chipenable function with two input pins,  $CE_0$ # and  $CE_1$ #. These pins have exactly the same functionality as the regular chip-enable pin CE# on the LH28F008SA. For minimum chip designs,  $CE_1$ # may be tied to ground and use  $CE_0$ # as the chip enable input. The LH28F800SUR-70 uses the logical combination of these two signals to enable or disable the entire chip. Both  $CE_0$ # and  $CE_1$ # must be active low to enable the device and if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 8-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the LH28F800SUR-70. BYTE# at logic low selects 8-bit mode with address  $A_0$  selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address  $A_1$  becoming the lowest order address and address  $A_0$  is not used (don't care). A device diagram is shown in Figure 1.

The LH28F800SUR-70 is specified for a maximum access time of each-version, as follows:

#### LH28F800SUR-70

Operating Temperature	Vcc Suply	Max. Access (tacc)
0 - 70 °C	4.75 - 5.25 V	70 ns
0 - 70 °C	4.5 - 5.5 V	80 ns
0 - 70 °C	3.0 - 3.6 V	120 ns
0 - 70 °C	2.7 - 3.6 V	160 ns

The LH28F800SUR-70 incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical  $I_{cc}$  current is 2 mA at 5.0V (1 mA at 3.3V).

A Deep Power-Down mode of operation is invoked when the RP# (called PWD# on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power-down mode. This mode brings the device power consumption to less than 5 µA, typically, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on, RP# pin turned to low order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. A recovery time of 400ns (Vcc=5.0V±0.25V) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either  $CE_0$ # or  $CE_1$ # transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I<sub>cc</sub> standby current of 10  $\mu$ A.

#### 2.0 DEVICE PINOUT

The LH28F800SUR-70 56L-TSOP Type I pinout configuration is shown in Figure 2.

LHF80S06



Figure 1. LH28F800SUR-70 Block Diagram

Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers.



LHF80S06

the second se

and a

6`

ł

## 2.1 Lead Descriptions

Symbol	Туре	Name and Function
A <sub>0</sub>	INPUT	<b>BYTE-SELECT ADDRESS:</b> Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the $A_0$ input buffer is turned off when BYTE# is high).
A <sub>1</sub> -A <sub>15</sub>	INPUT	<b>WORD-SELECT ADDRESSES:</b> Select a word within one 64-Kbyte block. $A_{6-15}$ selects 1 of 1024 rows, and $A_{1-5}$ selects 16 of 512 columns. These addresses are latched during Data Writes.
A <sub>16</sub> -A <sub>19</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES:</b> Select 1 of 16 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>LOW-BYTE DATA BUS:</b> Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> -DQ <sub>15</sub>	INPUT/OUTPUT	<b>HIGH-BYTE DATA BUS:</b> Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
CE <sub>0</sub> #, CE <sub>1</sub> #	INPUT	<b>CHIP ENABLE INPUTS:</b> Activate the device's control logic, input buffers, decoders and sense amplifiers. With either $CE_0$ # or $CE_1$ # high, the device is de-selected and power consumption reduces to Standby levels upon completion of any current Data-Write or Erase operations. Both $CE_0$ #, $CE_1$ # must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of $CE_0$ # or $CE_1$ #. The first rising edge of $CE_0$ # or $CE_1$ # disables the device.
RP#	INPUT	<b>RESET/POWER-DOWN:</b> With RP# low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the $3/5$ # pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 400ns (Vcc= $5.0V \pm 0.25V$ ) is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CE <sub>X</sub> # overrides OE#, and OE# overrides WE#.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY# -	OPEN DRAIN OUTPUT	<b>READY/BUSY:</b> Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE <sub>0</sub> #, CE <sub>1</sub> # are high), except if a RY/BY# Pin Disable command is issued.

.

LHF80S06

-

## 2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	<b>BYTE ENABLE:</b> BYTE# low places device in x8 mode. All data is then input or output on DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. Address Ao selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A <sub>0</sub> input buffer. Address A <sub>1</sub> , then becomes the lowest order address.
3/5#	INPUT	<ul> <li>3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation.</li> <li>3/5# low configures internal circuits for 5.0V operation.</li> <li>NOTES:</li> <li>Reading the array with 3/5# high in a 5.0V system could damage the device.</li> <li>There is a significant delay from 3/5# switching to valid data.</li> </ul>
V <sub>PP</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY (5.0V ± 0.5V):</b> For erasing memory array blocks or writing words/bytes/pages into the flash array.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY (3.3V <math>\pm</math> 0.3V, 5.0V <math>\pm</math> 0.5V)(2.7 <math>\sim</math> 3.6V @ read operation): Do not leave any power pins floating.</b>
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating.



Figure 2. TSOP Configuration

7

-

LHF80S06

## 3.0 MEMORY MAPS

• .		•
FFFFFH	64 KByte Block	15
F0000H		
EFFFFH E0000H	64 KByte Block	14
DFFFFH	· · · · · · · · · · · · · · · · · · ·	
роооон	64 KByte Block	13
CFFFFH		
С0000Н	64 KByte Block	12
BFFFFH		
	64 KByte Block	11
B0000H		
AFFFFH	64 KByte Block	10
A0000H	 	
9FFFFH	64 KByte Block	9
90000H		
8FFFFH	64 KByte Block	8
80000H	·····	-
7FFFFH	64 KByte Block	7
70000H	-	
6FFFFH	64 KByte Block	6
60000H		
5FFFFH	64 KByte Block	5
50000H	-	
4FFFFH	64 KByte Block	4
40000H		
3FFFFH	64 KByte Block	З
30000Н		
2FFFFH	64 KByte Block	2
20000H		<u> </u>
1FFFFH	64 KByte Block	1
10000H	-	
OFFFFH	64 KByte Block	0
00000H		

Figure 3. LH28F800SUR-70 Memory Map (Byte-wide mode)



# 9,-

5



X8 MODE	A[19:0]	X16 MODE	A[19:1]*
RESERVED	F0006H	RESERVED	78003H
GSR	F0005H F0004H	GSR	
RESERVED	F0004H	RESERVED	78002H
BSR15	F0003H	BSR15	7000111
RESERVED	F0002H	RESERVED	—— 78001H
RESERVED	F0000H	RESERVED	7800011
•		•	78000H
•		•	
•		•	
•		•	
•	10002H	•	08001H
RESERVED		RESERVED	
RESERVED	00006H	RESERVED	— 00003Н
GSR	00005H	GSR	
RESERVED	00004H	RESERVED	00002H
BSR0	00003H	BSR0	
RESERVED	00002H	RESERVED	00001H
RESERVED	00001H 00000H	RESERVED	ооооон
			0000011

Figure 4.1 Extended Status Register Memory Map (Byte-wide mode) Figure 4.2 Extended Status Register Memory Map (Word-wide mode)

\* In Word-wide mode  ${\rm A_{_0}}$  don't care, address values are ignored  ${\rm A_{_0}}$ 

LHF80S06

10

## 4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A1	DQ <sub>0-15</sub>	RY/BY#
Read	1,2,7	VIH	VIL	VIL	VIL	VIH	X	DOUT	х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	ViH	X	High Z	Х
Standby	1,6,7	V <sub>IH</sub>	Vil Vih Vih	V <sub>IH</sub> V <sub>IL</sub> VIH	x	x	x	High Z	х
Deep Power-Down	1,3	VIL	X	x	X	х	X	High Z	V <sub>OH</sub>
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	00B0H	V <sub>OH</sub>
Device ID	4	VIH	VIL	VIL	VIL	VIH	ViH	66A8H	V <sub>OH</sub>
Write	1,5,6	VIH	VIL	V <sub>IL</sub>	VIH	V <sub>IL</sub>	X	D <sub>IN</sub>	Х

## 4.1 Bus Operations for Word-Wide Mode (BYTE# = $V_{H}$ )

#### 4.2 Bus Operations For Byte-Wide Mode (BYTE# =V,)

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1,2,7	VIH	VIL	VIL	VIL	ViH	X	Dout	х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	V <sub>IH</sub>	X	High Z	Х
Standby	1,6,7	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IH</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	×	x	x	High Z	х
Deep Power-Down	1,3	VIL	х	х	x	х	X	High Z	V <sub>OH</sub>
Manufacturer ID	4	ViH	VIL	VIL	VIL	ViH	VIL	B0H	V <sub>OH</sub>
Device ID	4	ViH	VIL	VIL	V <sub>IL</sub>	VIH	VIH	A8H	V <sub>OH</sub>
Write	1,5,6	V <sub>IH</sub>	VIL	VIL	VIH	VIL	x	DIN	х

#### NOTES:

1. X can be  $V_{\mu}$  or  $V_{\mu}$  for address or control pins except for RY/BY#, which is either  $V_{oL}$  or  $V_{oH}$ .

2. RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at  $V_{oH}$  if it is tied to  $V_{cc}$  through a resistor. When the RY/BY# at  $V_{oH}$  is independent of OE# while a WSM operation is in progress.

3. RP# at GND ± 0.2V ensures the lowest deep power-down current.

4.  $A_n$  and  $A_1$  at  $V_{\mu}$  provide manufacturer ID codes in x8 and x16 modes respectively.

A, and A, at V<sub>III</sub> provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.

5. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when V<sub>pp</sub> = V<sub>ppp</sub>.

6. While the WSM is running, RY/BY# in Level-Mode (default) stays at V<sub>oL</sub> until all operations are complete. RY/BY# goes to V<sub>oH</sub> when the WSM is not busy or in erase suspend mode.

7. RY/BY# may be at V<sub>oL</sub> while the WSM is busy performing various operations. For example, a status register read during a write operation.

#### HA i 🔨

#### LHF80S06

## 4.3 LH28F008SA-Compatible Mode Command Bus Definitions

Command	Notes	Fir	st Bus Cy	vcle ·	Second Bus Cycle		
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	x	FFH	Read	AA	AD
Intelligent Identifier	1	Write	X	90H	Read	IA	ID
Read Compatible Status Register	2	Write	Х	70H	Read	X	CSRD
Clear Status Register	3	Write	X	50H			
Word/Byte Write		Write	х	40H	Write	WA	WD
Alternate Word/Byte Write		Write	х	10H	Write	WA	WD
Block Erase/Confirm		Write	Х	20H	Write	BA	DOH
Erase Suspend/Resume		Write	X	вон	Write	X	DOH

#### ADDRESS

AA = Array Address	AD :
BA = Block Address	CSF
IA = Identifier Address	ID =
WA = Write Address	WD
X = Don't Care	

#### DATA = Array Data RD = CSR Data = Identifier Data = Write Data

#### NOTES:

Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
 The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.

3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.

See Status register definitions.

#### LHF80S06

## 4.4 LH28F800SUT-70 -Performance Enhancement Command Bus Definitions

<b>A</b>				First Bus Cycle			ond Bu	s Cycle	Third Bus Cycle			
Command	Mode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data	
Read Extended Status Register		1	Write	x	71H	Read	RA	GSRD BSRD				
Page Buffer Swap		7	Write	x	72H							
Read Page Buffer			Write	x	75H	Read	PA	PD				
Single Load to Page Buffer			Write	x	74H	Write	PA	PD				
Sequential Load to	x8	4,6,10	Write	x	EOH	Write	х	BCL	Write	х	BCH	
Page Buffer	x16	4,5,6,10	Write	x	EOH	Write	х	WCL	Write	х	WCH	
Page Buffer Write	x8	3,4,9,10	Write	x	0CH	Write	A0	BC(L,H)	Write	WA	BC(H,L)	
to Flash	x16	4,5,10	Write	х	0CH	Write	х	WCL	Write	WA	WCH	
Two-Byte Write	x8	3	Write	х	FBH	Write	A0	WD(L,H)	Write	WA	WD(H,L)	
Block Erase /Confirm			Write	х	20H	Write	BA	D0H				
Lock Block /Confirm			Write	х	77H	Write	BA	рон				
Upload Status Bits /Confirm	-	2	Write	х	97H	Write	х	D0H				
Upload Device Information			Write	х	99H	Write	х	DOH				
Erase All Unlocked Blocks/Confirm			Write	х	A7H	Write	х	D0H				
RY/BY# Enable to Level-Mode		8	Write	х	96H	Write	Х	01H				
RY/BY# Pulse-On- Write		8	Write	х	96H	Write	х	02H				
RY/BY# Pulse-On- Erase		8	Write	х	96H	Write	х	03H				
RY/BY# Disable		8	Write	х	96H	Write	Х	04H				
Sleep			Write	х	F0H					_		
Abort			Write	x	80H							

#### ADDRESS

BA = Block Address PA = Page Buffer Address RA = Extended Register Address WA = Write Address X = Don't Care

.

#### DATA

AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data WC (L.H) = Word Count (Low, High) BC (L.H) = Byte Count (Low, High) WD (L.H) = Write Data (Low, High) 12

ġ.

#### LHF80S06

1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps. 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.

3. A, is automatically complemented to load second byte of data. BYTE# must be at  $V_{\mu}.$ 

 $A_0$  value determines which WD/BC is supplied first:  $A_0 = 0$  looks at the WDL/BCL,  $A_0 = 1$  looks at the WDH/BCH.

4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.

5. In x16 mode, only the lower byte  $DQ_{0.7}$  is used for WCL and WCH. The upper byte  $DQ_{0.15}$  is a don't care.

6. PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.

7. This command allows the user to swap between available Page Buffers (0 or 1).

8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.

9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the LH28F800SU User's Manual.

10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.

#### 4.5 Compatible Status Register

WSN	1S	ESS	ES	DWS	VPPS	R	R	R	
7		6	5	4	3	2	1	0	
CSR.7 =	WRITI 1 = Re 0 = Bu		HINE STATUS	NOTES: RY/BY# output or WSMS bit must be checked to de- termine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.					
CSR.6 =	1 = Er	E-SUSPEND S ase Suspended ase in Progress	l						
CSR.5 =	R.5 = ERASE STATUS (ES) 1 = Error in Block Erasure 0 = Successful Block Erase				If DWS and ES are set to "1" during an erase at- tempt, an improper command sequence was en- tered. Clear the CSR and attempt the operation again.				
CSR.4 =	1 = Eri	WRITE STATU or in Data Write ta Write Succes	9		The VPPS bit, unl	ike an A/D c	converter, do	es not pro-	
CSR.3 =	SR.3 = $V_{pp}$ STATUS (VPPS) 1 = $V_{pp}$ Low Detect, Operation Abort 0 = $V_{pp}$ OK				vide continuous interrogates $V_{pp}$ 's Erase command s informs the system VPPS is not guara between $V_{ppL}$ and	s level only a sequences h m if V <sub>pp</sub> has anteed to rep	after the Dat ave been en not been sw	a-Write or tered, and ritched on.	

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use: mask them out when polling the CSR.

LHF80S06

## 4.6 Global Status Register

WSM	S OSS	DOS	DSS	QS	PBAS	PBS	PBSS			
7	6	5	4	3	2	1	0			
GSR.7 =	WRITE STATE M/ 1 = Ready 0 = Busy	ACHINE STAT	US (WSMS)	to dete Lock, S load St	NOTES: [1] RY/BY# output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY# reconfiguration, Up- load Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) is checked for					
GSR.6 =	OPERATION SUS 1 = Operation Sus 0 = Operation in P	pended								
GSR.5 =	R.5 = DEVICE OPERATION STATUS (DOS) 1 = Operation Unsuccessful 0 = Operation Successful or Currently Running									
GSR.4 =	DEVICE SLEEP S 1 = Device in Sleep 0 = Device Not in S	р								
MATRIX	5/4 00 = Operation Sur Running	ccessful or Cu	rrently		If operation currently running, then $GSR.7 = 0$ .					
	01 = Device in Slee 10 = Operation Unit 11 = Operation Unit	successful	-		If device pending sleep, then GSR.7 = 0. Operation aborted: Unsuccessful due to Abort					
GSR.3 =	QUEUE STATUS ( 1 = Queue Full 0 = Queue Availab			comma	nd.					
GSR.2 =	PAGE BUFFER AV 1 = One or Two Pa 0 = No Page Buffer	ge Buffers Ava		The dev	rice contains two	o Page Buffer	s.			
	PAGE BUFFER ST 1 = Selected Page 0 = Selected Page	Buffer Ready		Selecte	d Page Buffer is	s currently bu	sy with WSM			
	PAGE BUFFER SE 1 = Page Buffer 1 S 0 = Page Buffer 0 S	Selected	S (PBSS)	operatio						

#### NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

# **MA**

#### LHF80S06

ľ

4.7 Block	Status	Register
-----------	--------	----------

	BLS	BOS	BOAS	QS	· VPPS	 R	R		
BS							l		
7	6	5	4	3	2	1	0		
					NOTES	;			
BSR.7 =	BLOCK STATUS	(BS)		[1] RY/BY# out	tput or BS bit mu	st be checke	ed to deter-		
	1 = Ready			•	on of an operat				
	0 = Busy			pend, Erase or Data Write) before the appropriate Sta-					
				tus bits (BOS,	BLS) is checked	for success			
BSR.6 =	BLOCK-LOCK S 1 = Block Unlock	• •	260						
	0 = Block Locked								
BSR.5 =	BLOCK OPERAT	ION STATUS	(BOS)						
	1 = Operation Un	successful							
	0 = Operation Su								
	Currently Ru	nning							
BSR.4 =	BLOCK OPERAT	ION ABORT S	TATUS						
	(BOAS)								
	1 = Operation Ab			The BOAS bit	will not be set ur	til BSR.7 =	1.		
	0 = Operation No	t Aborted							
MATRIX	5/4								
	00 = Operation S	uccessful or							
	Currently Ru	-							
	01 = Not a valid 0								
	10 = Operation U					,			
	11 = Operation A	borted		Operation halte	ed via Abort com	mand.			
BSR.3 =	QUEUE STATUS	(QS)							
	1 = Queue Full								
	0 = Queue Availa	ole					~		
BSR.2 =	V <sub>PP</sub> STATUS (VPI	PS)							
	$1 = V_{PP}$ Low Detection		port						
	0 = V <sub>PP</sub> OK								

#### NOTES:

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the BSRs. 1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

15

12 5 6

S K i a

#### LHF80S06

## 5.0 ELECTRICAL SPECIFICATIONS

## 5.1 Absolute Maximum Ratings\*

Temperature Under Bias ...... 0°C to + 80°C Storage Temperature ...... - 65°C to + 125°C \*WARNING: Stressing the device beyond the "Absolute" Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## $V_{cc}$ = 3.3V $\pm$ 0.3V Systems<sup>(4)</sup>

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
Vcc	V <sub>CC</sub> with Respect to GND	2	- 0.2	7.0	V	
VPP	VPP Supply Voltage with Respect to GND	2	- 0.2	7.0	V	
V	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	- 0.5	V <sub>CC</sub> + 0.5	V	
1	Current into any Non-Supply Pin			± 30	mA	
Іоит	Output Short Circuit Current	3		100	mA	

## $\rm V_{cc} = 5.0V \pm 0.5V \; Systems^{\scriptscriptstyle (4)}$

Symbol	Parameter	Notes	Min	Мах	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
Vcc	V <sub>CC</sub> with Respect to GND	2	- 0.2	7.0	V	
VPP	VPP Supply Voltage with Respect to GND	2	- 0.2	7.0	v	
V	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	- 0.5	7.0	V	
I .	Current into any Non-Supply Pin			± 30	mA	
lout	Output Short Circuit Current	3		100	mA	

#### NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level may undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is  $V_{cc}$  + 0.5V which, during transitions, may overshoot to  $V_{cc}$  + 2.0V for periods < 20 ns. 3. Output shorted for no more than one second. No more than one output shorted at a time.

4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

LHF80S06

## 5.2 Capacitance

## For a 3.3V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
COUT	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
CLOAD	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For $V_{CC} = 3.3V \pm 0.3V$
	Equivalent Testing Load Circuit			2.5	ns	50Ω transmission line delay

## For a 5.0V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
Соит	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
CLOAD	Load Capacitance Driven by Outputs	4		100	pF	For $V_{CC} = 5.0V \pm 0.5V$
20/12	for Timing Specifications	1		30	pF	For $V_{CC} = 5.0V \pm 0.25V$
	Equivalent Testing Load Circuit $V_{CC} \pm 10\%$			2.5	ns	$25\Omega$ transmission line delay
	Equivalent Testing Load Circuit $V_{CC} \pm 5\%$			2.5	ns	83 $\Omega$ transmission line delay

NOTE:

1. Sampled, not 100% tested.

LHF80S06

18

## **5.3 Timing Nomenclature**

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

- $t_{ce} = t_{eLav}$  time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)
- $t_{_{OE}}$   $t_{_{GLOV}}$  time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)
- $t_{ACC} = t_{AVOV}$  time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
- $t_{AS} = t_{AVWH}$  time(t) from address (A) valid (V) to WE# (W) going high (H)
- $t_{_{DH}}$   $t_{_{WHDX}}$  time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
A	Address Inputs	н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
Е	CE# (Chip Enable)	X	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
W	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready/Busy#)		
V	Any Voltage Level	-	
Y	3/5# Pin		
5V	V <sub>CC</sub> at 4.5V Minimum		
ЗV	V <sub>CC</sub> at 3.0V Minimum		



Figure 5. Transient Input/Output Reference Waveform ( $V_{cc} = 5.0V$ )



Figure 6. Transient Input/Output Reference Waveform ( $V_{cc} = 3.3V$ )

#### MA

#### LHF80S06













20

I

SHARF

LHF80S06

. 

Î ٩

## 5.4 DC Characteristics

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_A = 0^{\circ}C$  to + 70<sup>o</sup>C 3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min	Тур	Мах	Units	Test Conditions
կլ	Input Load Current	1			± 1	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
ILO	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC} Max$ , $V_{IN} = V_{CC} or GND$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,4		4	8	μA	$V_{CC} = V_{CC} Max,$ $CE_{0}$ #, $CE_{1}$ #, $RP$ # = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$
				1	4	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE <sub>0</sub> #, CE <sub>1</sub> #, RP# = V <sub>IH</sub> BYTE#, WP#, 3/5# = V <sub>IH</sub> or V <sub>IL</sub>
ICCD	V <sub>CC</sub> Deep Power-Down Current	1		1	5	μA	RP# = GND ± 0.2V
ICCR1	V <sub>CC</sub> Read Current	1,3,4		30	35	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max}, \\ CMOS: CE_0 \#, CE_1 \# = GND \pm 0.2V \\ BYTE \# = GND \pm 0.2V \mbox{ or } V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \mbox{ or } V_{CC} \pm 0.2V, \\ TTL: CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \mbox{ or } V_{IH} \\ Inputs = V_{IL} \mbox{ or } V_{IH}, \\ f = 8 \mbox{ MHz},  I_{OUT} = 0 \mbox{ mA} \end{array}$
I <sub>CCR</sub> 2	V <sub>CC</sub> Read Current	1,3,4		15	20	mA	$\begin{split} & V_{CC} = V_{CC} \; Max, \\ & CMOS: \; CE_0 \#, \; CE_1 \# = GND \pm 0.2V, \\ & BYTE \# = V_{CC} \pm 0.2V \; \text{or} \; GND \pm 0.2V \\ & Inputs = GND \pm 0.2V \; \text{or} \; V_{CC} \pm 0.2V, \\ & TTL: \; CE_0 \#, \; CE_1 \# = V_{IL} \\ & BYTE \# = V_{IH} \; \text{or} \; V_{IL} \\ & BYTE \# = V_{IH} \; \text{or} \; V_{IL} \\ & Inputs = V_{IL} \; \text{or} \; V_{IH}, \\ & f = 4 \; MHz, \; I_{OUT} = 0 \; mA \end{split}$
lccw	V <sub>CC</sub> Write Current	1		8	12	mA	Word/Byte Write in Progress
ICCE	V <sub>CC</sub> Block Erase Current	1		6	12	mA	Block Erase in Progress
ICCES	V <sub>CC</sub> Erase Suspend Current	1,2		3	6	mA	CE <sub>0</sub> #, CE <sub>1</sub> # =V <sub>IH</sub> Block Erase Suspended
IPPS	VPP Standby Current	1		± 1	± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
IPPD	Vpp Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V

DAr

LHF80S06

22

## DC Characteristics (Continued)

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_{A} = 0^{\circ}C$  to + 70°C 3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPPR	VPP Read Current	1			200	μA	V <sub>PP</sub> > V <sub>CC</sub>
IPPW	V <sub>PP</sub> Write Current	1		40	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress
IPPE	V <sub>PP</sub> Erase Current	1		20	40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress
IPPES	V <sub>PP</sub> Erase Suspend Current	1			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
VIL	Input Low Voltage		- 0.3		0.8	V	·
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.4	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 4$ mA
V <sub>OH</sub> 1	Output High Voltage		2.4			V	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V <sub>OH</sub> 2			V <sub>CC</sub> - 0.2			V	I <sub>OH</sub> = - 100 μA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0		5.5	V	
VPPH	V <sub>PP</sub> during Write/ Erase Operations		4.5	5.0	-5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>cc</sub> = 3.3V, V<sub>pp</sub> = 5.0V, T = 25°C. These currents are valid for

all product versions (package and speeds). 2. I<sub>cces</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>cces</sub> and  $I_{ccR}$ : 3. Automatic Power Saving (APS) reduces  $I_{ccR}$  to less than 1 mA in static operation. 4. CMOS Inputs are either  $V_{cc} \pm 0.2V$  or GND  $\pm 0.2V$ . TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .

LHF80S06

 $V_{cc} = 5.0V \pm 0.5V$ ,  $T_A = 0^{\circ}C$  to + 70<sup>o</sup>C 3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
կլ	Input Load Current	1			± 1	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
ILO	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
Iccs	V <sub>CC</sub> Standby Current	1,4		5	10	μA	$V_{CC} = V_{CC} Max,$ $CE_0$ #, $CE_1$ #, $RP$ # = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND ± 0.2V
				2	4	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE <sub>0</sub> #, CE <sub>1</sub> #, RP# = V <sub>IH</sub> BYTE#, WP#, 3/5# = V <sub>IH</sub> or V <sub>IL</sub>
ICCD	V <sub>CC</sub> Deep Power-Down Current	1		1	5	μA	RP# = GND ± 0.2V
I <sub>CCR</sub> 1	V <sub>CC</sub> Read Current	1,3,4		50	60	mA	$\begin{split} V_{CC} &= V_{CC} \text{ Max}, \\ CMOS: CE_0 \#, CE_1 \# = GND \pm 0.2V \\ BYTE \# = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V \\ Inputs &= GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V, \\ TTL: CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \text{ or } V_{IH} \\ Inputs &= V_{IL} \text{ or } V_{IH}, \\ f &= 10 \text{ MHz}, I_{OUT} = 0 \text{ mA} \end{split}$
I <sub>CCR</sub> 2	V <sub>CC</sub> Read Current	1,3,4		30	35	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max,} \\ &CMOS: CE_0 \#, CE_1 \# = GND \pm 0.2V, \\ &BYTE \# = V_{CC} \pm 0.2V \text{ or } GND \pm 0.2V \\ &Inputs = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V, \\ &TTL: CE_0 \#, CE_1 \# = V_{1L} \\ &BYTE \# = V_{1H} \text{ or } V_{1L} \\ &Inputs = V_{1L} \text{ or } V_{1H}, \\ &f = 5 \text{ MHz, } I_{OUT} = 0 \text{ mA} \end{split}$
Iccw	V <sub>CC</sub> Write Current	1		25	35	mA	Word/Byte Write in Progress
ICCE	V <sub>CC</sub> Block Erase Current	1		18	25	mA	Block Erase in Progress
ICCES	V <sub>CC</sub> Erase Suspend Current	1,2		5	10	mA	CE <sub>0</sub> #, CE <sub>1</sub> # =V <sub>IH</sub> Block Erase Suspended
IPPS	VPP Standby Current	1			± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V

23

ŝ

#### 7.

LHF80S06

24

## DC Characteristics (Continued)

 $V_{cc} = 5.0V \pm 0.5V$ ,  $T_{A} = 0^{\circ}C$  to + 70°C 3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPPR	VPP Read Current	1		65	200	μA	$V_{PP} > V_{CC}$
IPPW	VPP Write Current	1		40	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress
IPPE	VPP Erase Current	1		20	40	mA	VPP = VPPH, Block Erase in Progress
IPPES	V <sub>PP</sub> Erase Suspend Current	1		65	200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
VIL	Input Low Voltage		- 0.5		0.8	V	
ViH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
Vol	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 5.8$ mA
V <sub>OH</sub> 1	Output High Voltage		0.85 Vcc			V	I <sub>OH</sub> = - 2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH</sub> 2			V <sub>CC</sub> - 0.4			V	$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} Min$
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0		5.5	V	
VPPH	V <sub>PP</sub> during Write/ Erase Operations		- 4.5	5.0	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{cc} = 5.0V$ ,  $V_{pp} = 5.0V$ ,  $T = 25^{\circ}C$ . These currents are valid for all product versions (package and speeds).

2. I<sub>cces</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>cces</sub> and  $I_{ccR}^{ccR}$ . 3. Automatic Power Saving (APS) reduces  $I_{ccR}$  to less than 2 mA in Static operation. 4. CMOS Inputs are either  $V_{cc} \pm 0.2V$  or GND  $\pm 0.2V$ . TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .



## LHF80S06



25

# 5.6 AC Characteristics - Read Only Operations<sup>(1)</sup> $T_{A} = 0^{\circ}C$ to +70°C

	<b>_</b>		Vcc=3.	3V±0.3V	Vcc=2.	.7V-3.6V	
Symbol	Parameter	Notes	Min	Max	Min	Max	Units
tavav	Read Cycle Time		120		160		ns
tAVEL	Address Setup to CE# Going Low	3,4	10		10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		ns
tavov	Address to Output Delay			120		160	ns
tELQV	CE# to Output Delay	2		120		160	ns
t <sub>PHQV</sub>	RP# High to Output Delay			620		650	ns
tGLQV	OE# to Output Delay	2		45		45	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		50		50	ns
tGLQX	OE# to Output in Low Z	3	0		σ		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		30		30	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
tflav tfhav	BYTE# to Output Delay	3		120		160	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		30		30	ns
telfl telfh	CE# Low to BYTE# High or Low	3		5		5	ns



#### LHF80S06

## AC Characteristics - Read Only Operations<sup>(1)</sup> (Continued)

T<sub>A</sub> =0°C to +70°C

oh.d			Vcc=5.0	0V±0.25V	Vcc=5.	.0V±0.5V	
Symbol	Parameter	Notes	Min	Max	Min	Max	Units
tavav	Read Cycle Time		70		80		ns
tavel	Address Setup to CE# Going Low	3,4	10		10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		ns
tavav	Address to Output Delay			70		80	ns
<b>t</b> ELQV	CE# to Output Delay	2		70		80	ns
<b>t</b> PHQV	RP# High to Output Delay			400		480	ns
tGLQV	OE# to Output Delay	2		30		35	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		25		30	ns
tGLQX	OE# to Output in Low Z	3	0		0.		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		25		30	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		70		80	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3	-	25		30	ns
telfl telfh	CE# Low to BYTE# High or Low	3		5		5	ns

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6. 2. OE# may be delayed up to  $t_{ELOV} - t_{GLOV}$  after the falling edge of CE# without impact on  $t_{ELOV}$ . 3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.

-

## SHAKP

•

•







Figure 11. BYTE# Timing Waveforms

LHF80S06

## 5.7 Power-Up and Reset Timings



Figure 12. V<sub>cc</sub> Power-Up and RP# Reset Waveforms

Symbol	Parameter	Note	Min.	Max.	Unit
tPLYL tPLYH	RP# Low to 3/5# Low (High)		0		μs
tYLPH tYHPH	3/5# Low (High) to RP# High	1	2		μs
tPL5V tPL3V	RP# Low toVcc at 4.5V Minmum (to Vcc at 3.0V min or 3.6V max)	2	0		μs
tPLPH	RP# "Low"期間		100		ns
t5VPH	Vcc at 4.5V to RP# High	3	100		'ns
t3VPH	Vcc at 3.0V to RP# High	3	100		ns
tAVQV	Address Valid to Data Valid f&icc=5V±10%	4		100	ns
tPHQV	RP# High to Data Valid for Vcc=5V±10%	4		480	ns

NOTES:

CE,#, CE,# and OE# are switched low after Power-Up.

1. Minimum of 2  $\mu s$  is required to meet the specified  $t_{_{\text{PHOV}}}$  times.

2. The power supply may start to switch concurrently with RP# going Low. RP# is required to stay low, until Vcc stays at recommended operating voltage.

3. The address access time and RP# high to data valid time are shown for 5V  $V_{cc}$  operation. Refer to the AC Characteristics Read Only Operations 3.3V  $V_{cc}$  operation and all other speed options.



LHF80S06

30

£

£

## 5.8 AC Characteristics for WE# - Controlled Command Write Operations(1)

 $T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$ 

			Vc	c=3.3V±	0.3V	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
t <sub>avav</sub>	Write Cycle Time		120			ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			ns
tPHEL	RP# Setup to CE# Going Low		480			ns
tELWL	CE# Setup to WE# Going Low		10			ns
tavwh	Address Setup to WE# Going High	2,6	75			ns
tDVWH	Data Setup to WE# Going High	2,6	75			ns
t <sub>WLWH</sub>	WE# Pulse Width		75			ns
twHDX	Data Hold from WE# High	2	10			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			ns
twhwL	WE# Pulse Width High		45			ns
tGHWL	Read Recovery before Write		0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			μs
twhGL	Write Recovery before Read		95			ns
t <sub>QVVL</sub> .	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
twHQV1	Duration of Word/Byte Write Operation	4,5	5	12		μs
t <sub>WHQV</sub> 2	Duration of Block Erase Operation	4	0.3			s

#### **LHF80S06**

# AC Characteristics for WE# - Controlled Command Write Operations<sup>(1)</sup> (Continued)

T<sub>A</sub> = 0°C to + 70°C

			Vcc	=5.0V±0	.25V	Vcc=5.0V±0.5V			Unit
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			ns
tvpwh	VPP Setup to WE# Going High	3	100			100			ns
<b>t</b> PHEL	RP# Setup to CE# Going Low		480			480			ns
tELWL	CE# Setup to WE# Going Low		0			0			ns
tavwh	Address Setup to WE# Going High	2,6	50			50			ns
tovwн	Data Setup to WE# Going High	2,6	50			50			ns
twLwH	WE# Pulse Width		40			50			ns
twhdx	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10			ns
twhwL	WE# Pulse Width High		30			30			ns
tGHWL	Read Recovery before Write		0			0			ns
twhel	WE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	- 0			0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			1			μs
twhGL	Write Recovery before Read		60			65			ns
tQVVL	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
twhav2	Duration of Block . Erase Operation	4	0.3			0.3			s

#### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of WE# for all Command Write operations.

#### LHF80S06



Figure 13. AC Waveforms for Command Write Operations

LHF80S06

33 7

# 5.9 AC Characteristics for CE# - Controlled Command Write Operations<sup>(1)</sup>

 $T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$ 

<b>.</b>		<b>.</b>	Vcd	=3.3V±	0.3V	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		120			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low	3	480			ns
t <sub>VPEH</sub>	VPP Setup to CE# Going High	3	100			ns
twLEL	WE# Setup to CE# Going Low		0			ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2,6	75			ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	75			ns
tELEH	CE# Pulse Width		75			ns
tEHDX	Data Hold from CE# High	2	10			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			ns
tenwn	WE# Hold from CE# High		10			ns
tEHEL	CE# Pulse Width High		45			ns
t <sub>GHEL</sub>	Read Recovery before Write		0			ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low				100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
tPHEL	RP# High Recovery to CE# Going Low		1			μs
t <sub>EHGL</sub>	Write Recovery before Read		95			ns
tqvvl	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	5	12		μs 、
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3			s

#### LHF80S06

34

## AC Characteristics for CE# - Controlled Command Write Operations() (Continued)

### $T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$

			Vcc	=5.0V±0	.25V	Vcc	=5.0V±	0.5V	11-14
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low		480			480			ns
tvpeh	VPP Setup to CE# Going High	3	100			100			ns
tWLEL	WE# Setup to CE# Going Low		0			0			ns
<b>t</b> AVEH	Address Setup to CE# Going High	2,6	50			50			ns
tDVEH	Data Setup to CE# Going High	2,6	50			50			ns
tELEH	CE# Pulse Width		40			50			ns
tEHDX	Data Hold from CE# High	2	0			0			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			10			ns
tenwn	WE# Hold from CE# High		10			10			ns
t <sub>EHEL</sub>	CE# Pulse Width High		30			30			ns
tGHEL	Read Recovery before Write		0			0			ns
tEHRL	CE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		1			1			μs
tEHGL	Write Recovery before Read		60			65			ns
t <sub>QVVL</sub>	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3			0.3			s

#### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.

#### LHF80S06



#### Figure 14. Alternate AC Waveforms for Command Write Operations

## SHAKP

#### LHF80S06

36

11

## 5.10 AC Characteristics for Page Buffer Write Operations<sup>(1)</sup>

 $T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$ 

Cumbel			Vcc	=3.3V±	0.3V	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			ns
telwl	CE# Setup to WE# Going Low		10			ns
tavwl	Address Setup to WE# Going Low	3	0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	75			ns
twLwH	WE# Pulse Width		75			ns
twhdx	Data Hold from WE# High	2	10			ns
twhax	Address Hold from WE# High	2	10			ns
twhen	CE# Hold from WE# High		10			ns
twhwL	WE# Pulse Width High		45			ns
tGHWL	Read Recovery before Write		0			ns
twhgl	Write Recovery before Read		95			ns

Cumbal	Desemator	Nata	Vcc	=5.0V±0	.25V	Vcc	=5.0V±	0.5V	
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			ns
tELWL	CE# Setup to WE# Going Low		0			0			ns
tAVWL	Address Setup to WE# Going Low	3	0			0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	50			50			ns
twLwH	WE# Pulse Width		40			50			ns
twhdx	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10			ns
twhwL	WE# Pulse Width High		30			30			ns
tGHWL	Read Recovery before Write		0			0			ns
twhGL	Write Recovery before Read		60	_		65			ns

#### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going Low or the first of CE<sub>0</sub># or CE<sub>1</sub># going High.

1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire WE# Low pulse.

•



Figure 15. Page Buffer Write Timing Waveforms



#### LHF80S06

## 5.11 Erase and Word/Byte Write Performance

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_{A} = 0^{\circ}C$  to + 70°C

Symbol	Parameter	Notes	Min .	<b>Typ</b> <sup>(1)</sup>	Max	Units	<b>Test Conditions</b>
twhen1	Word/Byte Write Time	2		12		μs	
t <sub>WHRH</sub> 2	Block Write Time	2		0.8	2.1	S	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.4	1.0	s	Word Write Mode
	Block Erase Time	2		0.9	10	s	
	Full Chip Erase Time	2		14.4		S	

 $V_{cc} = 5.0V \pm 0.5V$ ,  $T_{A} = 0^{\circ}C$  to + 70°C

Symbol	Parameter	Notes	Min	<b>Typ</b> <sup>(1)</sup>	Max	Units	Test Conditions
twhen1	Word/Byte Write Time	2		8		μs	
twhRH2	Block Write Time	2		0.54	2.1	S	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.27	1.0	S	Word Write Mode
	Block Erase Time	2		0.7	10	S	
	Full Chip Erase Time	2		11.2		S	

NOTES:

1. 25°C, V<sub>PP</sub> = 5.0V.
 2. Excludes System-Level Overhead.

أستاب وتعتب بواصير والرور اروا



## SIARE

.

LHF80506

3-2.				
3-2.	Outline dimension	of tray		
	Refer to attached	lrawing		
4. Stor	age and Opening of .	)ry Packing		
4 - 1.	Store under condit	ions shown below before opening the dry pack	king	
	(1) Temperature			
	(2) Humidity	: 80% RH or less		
4 - 2.	Notes on opening th	ne dry packing		
	(1) Before openin	) Before opening the dry packing, prepare a working table which is		
	grounded aga	inst ESD and use a grounding strap.		
	(2) The tray has	been treated to be conductive or anti-stati	ic. If the	
	device is tra	ansferred to another tray, use a equivalent	tray.	
4 - 3.	Storage after open:			
		ng to prevent absorption of moisture after		
	,	the dry packing, store the ICs in an envir		
	-	of 5 $\sim$ 25 $^\circ\!\!\!\mathrm{C}$ and a relative humidity of 60% o	or less and	
	mount ICs wit	hin 72 hours after opening dry packing.		
4-4.	Baking (drying) bet			
	(1) Baking is nec	humidity indicator in the desiccant becomes	nink	
		procedure in section $4-3$ could not be perf		
	(2) Recommended h	-		
		conditions (A) and (B) are applicable, bake	it hefore	
		recommended conditions are $16 \sim 24$ hours at		
		ce tray is used for shipping tray.	100 0.	
	neat resistan	ce tray is used for shipping tray.		
5. Surfac	ce Mount Conditions			
5. Surfac		following conditions when mounting ICs not	to deteriorate IC	
5. Surfac		following conditions when mounting ICs not	to deteriorate IC	
·	Please perform the quality.			
·	Please perform the quality. Soldering conditions	(The following conditions are valid only fo	r one time soldering.)	
·	Please perform the quality. Soldering conditions Mounting Method	(The following conditions are valid only fo Temperature and Duration	r one time soldering.) Measurement Point	
·	Please perform the quality. Soldering conditions Mounting Method Reflow soldering	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230°C or less,	r one time soldering.)	
·	Please perform the quality. Soldering conditions Mounting Method	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds.	r one time soldering.) Measurement Point IC surface	
·	Please perform the quality. Soldering conditions Mounting Method Reflow soldering	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over,duration less than 40 second	r one time soldering.) Measurement Point IC surface s.	
·	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air)	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over,duration less than 40 second Temperature increase rate of 1~4℃/second	r one time soldering.) Measurement Point IC surface s.	
·	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air) Manual soldering	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over, duration less than 40 second Temperature increase rate of 1~4℃/second 260℃ or less, duration less	r one time soldering.) Measurement Point IC surface s. IC outer lead	
·	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air)	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over,duration less than 40 second Temperature increase rate of 1~4℃/second	r one time soldering.) Measurement Point IC surface s.	
5 — 1 .5	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air) Manual soldering (soldering iron)	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over, duration less than 40 second Temperature increase rate of 1~4℃/second 260℃ or less, duration less than 10 seconds.	r one time soldering.) Measurement Point IC surface s. IC outer lead	
5 - 1.5 5 - 2.	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air) Manual soldering (soldering iron) Conditions for remo	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over, duration less than 40 second Temperature increase rate of 1~4℃/second 260℃ or less, duration less than 10 seconds. val of residual flux	r one time soldering.) Measurement Point IC surface s. IC outer lead	
5 - 1.5 5 - 2.	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air) Manual soldering (soldering iron) Conditions for remo (1) Ultrasonic wa	(The following conditions are valid only for Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over, duration less than 40 second Temperature increase rate of 1~4℃/second 260℃ or less, duration less than 10 seconds. val of residual flux shing power : 25 Watts/liter or less	r one time soldering.) Measurement Point IC surface s. IC outer lead	
5 - 1.S 5 - 2.	Please perform the quality. Soldering conditions Mounting Method Reflow soldering (air) Manual soldering (soldering iron) Conditions for remo	(The following conditions are valid only fo Temperature and Duration Peak temperature of 230℃ or less, duration less than 15 seconds. 200℃ or over, duration less than 40 second Temperature increase rate of 1~4℃/second 260℃ or less, duration less than 10 seconds. val of residual flux shing power : 25 Watts/liter or less : Total 1 minute maximum	r one time soldering.) Measurement Point IC surface s. IC outer lead	











LH28Fxxx FLASH MEMORY FLASH NON-VOLATILE MEMORY FLASH E2ROM FLASH ROM READ ONLY MEMORY ETOX LH28F800SUR-70 8M (512K x 16/1M x 8) 5V Single Voltage