7. 9.1997



SHARP CORPORATION

LHF80BXX

•Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

• When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.

(1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the product for the equipment listed in Paragraph (3).

- ·Office electronics
- ·Instrumentation and measuring equipment
- · Machine tools
- ·Audiovisual equipment
- •Home appliance
- ·Communication equipment other than for hunklines

(2) Those contemplating using the product covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.

- ·Control and safety devees for airplanes, trains, automobiles, and other
- transportation quipment
- ·Mainframe computers
- •Traffic control systems
- ·Gas leak defectors and automatic cutoff devices
- ·Rescue and ecurity equipment
- •Other safety devices and safety equipment, etc.

(3) Do not use the products covered herein for the following equipment which

demands extremely high performance in terms of functionality, reliability, or accuracy.

- · Aerospace equipment
- · Communications equipment for trunk lines
- ·Control equipment for the nuclear power industry
- ·Medical equipment related to life support, etc.

(4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

•Please direct all queries regarding the products covered herein to a sales representative of the company.

LHF80BXX

LH28F800BG-L 8 Mbit (512 Kbit x 16) SmartVoltage Flash Memory

CONTENTS

PAGE CONTENTS

PAGE

FE,	ATU	RES	1
1.0	INT	RODUCTION	2
	1.1	New Features	2
	1.2	Product Overview	2
2.0	PR	INCIPLES OF OPERATION	7
	2.1	Data Protection	8
3.0	BU	S OPERATION	8
	3.1	Read	8
	3.2	Output Disable	8
	3.3	Standby	8
	3.4	Deep Power-Down	8 💰
	3.5	Read Identifier Codes	9 `
	3.6	Write	
			N.
4.0	со	MMAND DEFINITIONS	<u>9</u> ۳
		Read Array Command	14
	4.2	Read Identifier Codes Compand	11
	4.3	Read Status Register Company Clear Status Register Commany	11
	4.4	Clear Status Register Commany	11
	4.5	Block Erase Command	11
	4.6	Word Write Company,	12
	4.7	Block Erass Suspend Command	12
	4.8	Word Write Sugend Command	13

	5.0 DESIGN CONSIDERATIONS	19
	5.1 Three-Line Output Control	19
	5.2 RY/BY#, Block Erase and Word Write	
	Polling	19
	5.3 Power Supply Decoupling	19
	5.4 V _{PP} Trace on Painted Gircuit Boards	19
	5.5 V _{cc} , V _{PP} , RPC ransition	20
	5.6 Power-UnDownProtection	20
	5.7 Power Dissection	20
	6.0 ELECTRICAL SPECIFICATIONS	21
	6.1 Assolute Maximum Ratings	21
	6.2 Optimiting Conditions	21
۵.	2.1 Capacitance	21
Ø,	6.2.2 AC Input/Output Test Conditions	22
Ň	6.2.3 DC Characteristics	23
	6.2.4 AC Characteristics - Read Only	
♦	Operations	25
	6.2.5 AC Characteristics for WE# - Controlled	
	Write Operations	28
	6.2.6 AC Characteristics for CE# - Controlled	
	Write Operations	
	6.2.7 Reset Operations	34
	6.2.8 Block Erase and Word Write	
	Performance	35

LHF80BXX

LH28F800BG-L 8M-BIT (512KB x16) SmartVoltage FLASH MEMORY

FEATURES

- SmartVoltage Technology
 - 2.7V, 3.3V or 5V V_{cc}
 - 2.7V, 3.3V, 5V or 12V V_{pp}
- High-Performance

SHARF

- 85ns (5V V_{cc}) Read Access Time
 120ns (2.7V V_{cc}) Read Access Time
- Enhanced Automated Suspend Options
 - Word Write Suspend to Read
 - Block Erase Suspend to Word Write
 - Block Erase Suspend to Read
- Absolute Hardware-Protection
- Industry Standard Packaging 48-Lead TSOP
- Chip Size Packaging
 - 48-Ball CSP

- SRAM-Compatible Write Interface
- **Optimized Array Blocking Architecture**
 - Two 4k-word Boot Blocks
 - Six 4k-word Parameter Blocks
 - Fifteen 32k-word Main Blocks
 - Top or Bottom Boot Locations
- Extended Cycling Capability - 100,000 Blogic Frase Occles
- Low Power danagement
 - Deep Power own Mode
 - Automatic Power Savings Mode Decreases in Static Mode
- Automated Word Write and Block Erase Command User Interface
 - Status Register
 - TOX™ V Nonvolatile Flash Technology

Not designed or rated as radiation hardened

SHARP's LH28F800BG-L Flash memory with Smartvaltage technology is a high-density, low-cost, nonvolatile, read/ write storage solution for a wide range of applications. LH28F800BG-L can operate at V_{cc} =2.7V and V_{pp} =2.7V. Its low voltage operation capability realize longer batter, the and suits for cellular phone application. Its Boot, Parameter and Main-blocked architecture, flexible coltage and extended cycling provide for highly flexible component suitable for portable terminals and personal applications. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For sectre code storage applications, such as networking, where code is either directly available of flash or day the Code storage applications is a networking of protection; absolute protection executed out of flash or downoared to PRAM, the LH28F800BG-L offers two levels of protection: absolute protection with V_{PP} at GND, selective handware boot block locking. These alternatives give designers ultimate control of their code security needs

The LH28F800BG-L is manufactured on SHARP's 0.4µm ETOX™* V process technology. It comes in industrystandard package: the 48-lead TSOP and chip size package: the 48-lead CSP, ideal for board constrained applications.

ETOX is a trademark of Intel Corporation.

LHF80BXX

1.0 INTRODUCTION

This datasheet contains LH28F8C0BG-L specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

1.1 New Features

Key enhancements of LH28F800BG-L SmartVoltage Flash memory are:

- SmartVoltage Technology
- Enhanced Suspend Capabilities
- Boot Block Archtecture

Please note following important differences:

- V_{PPLK} has been lowered to 1.5V to support 2.7V, 3.3V and 5V block erase and word write operations. Designs that switch V_{PP} off during read operations should make sure that the V_{PP} voltage transitions to GND.
- To take advantage of SmartVoltage technology allow V_{pp} connection to 2.7V, 3.3V or 5V.

1.2 Product Overview

The LH28F800BG-L is a high-performance of bit SmartVoltage Flash memory organized is 512K-word of 16 bits. The 512K-word of data is an ingel in two 4Kword boot blocks, six 4K-word parameter blocks and fifteen 32K-word main blocks which are individually erasable in-system. The memory map is shown in Figure 5.

SmartVoltage technology provides a choice of V_{cc} and V_{PP} combinations, as shown in Table 1, to meet system performance and power expectations. 2.7V V_{cc} consumes approximately one-fifth the power of 5V V_{cc}. But, 5V V_{cc} provides the highest read performance. V_{PP} at 2.7V, 3.3V and 5V eliminates the need for a separate 12V converter, while V_{PP}=12V maximizes block erase and word write performance. In addition to flexible erase and program voltages, the dedicated V_{PP} pin gives complete data protection when V_{PP}≤V_{PPLK}.

Table 1. V_{cc} and V_{PP} Voltage Combinations Offered by SmartVoltage Technology

V _{CC} Voltage	V _{PP} Voltage
2.7V	2.7V. 3.3V, 5V, 12V
3.3V	3.3V, 5V, 12V
5V	5V, 12V

Internal V_{cc} and V_{pp} detection circuitry automatically configures the device for optimized read and write operations.

A command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command enquence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timing necessary or block erase and word write operations.

A block erase aperation erases one of the device's 32Kword blocks spacally within 0.39sec, 4K-word blocks typically within 0.25sec (5V V_{cc} , 12V V_{pp}) independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word increments of the device's 32K-word blocks typically within 8.4 μ s, 4K-word blocks typically within 17 μ s (5V V_{cc}, 12V V_{pp}). Word write suspend mode enables the system to read data or execute code from any other flash memory array location.

The boot blocks can be locked for the WP# pin. Block erase or word write for boot block must not be carried out by WP# to Low and RP# to VIH.

The status register indicates when the WSM's block erase or word write operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase or word write. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and word write is inactive), word write is suspended, or the device is in deep power-down mode.

LHF80BXX

The access time is 85ns (t_{avav}) over the commercial temperature range (0°C to +70°C) and V_{cc} supply voltage range of 4.75V-5.25V). At lower V_{cc} voltages, the access times are 90ns or 120ns (4.5V-5.5V), 100ns or 130ns (3.0V-3.6V), 120ns or 150ns (2.7V-3.0V).

The Automatic Power Saving (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical I_{ccR} current is 1mA at 5V V_{cc}.

standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t_{PHOV}) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (t_{PHEL}) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 48-lead TSOP (Thin Small Outline Package, 1.2mm thick) and 48-ball CSP (Chip Size Package). Pinouts are shown in Figures 2, 3 and 4.



Figure 1. Block Diagram

When CE# and RP# pins are at V_{cc} , the I_{cc} CMOS

LHF80BXX

SHARP

Table 2. Pin Descriptions

 Symbol 	Туре	Name and Function
A ₀ -A ₁₈	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations Addresses are internally latched during a write cycle.
DQ ₀ -DQ ₁₅	INPUT/OUTPUT	DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier cod read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.
RP#	INPUT	RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets internal automation. RP#-high enables normal operation. When driven low, RP# inhibits write operations which provides data protection during power transitions. Exit from deep power-down set, the device to reac array mode. Block erase or word write with V _{IH} <rp#<v, and<br="" proude="" results="" spurious="">should not be attempted.</rp#<v,>
OE#	INPUT	OUTPUT ENABLE: Gates the device outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the ready edge of the WE# pulse.
WP#	INPUT	WRITE PROTECT: Master control for boot blocks locking. When V _{IL} , locked boot blocks cannot be mased and programmed.
RY/BY#	OUTPUT	READY/BUSY [#] Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase or word write). RY/BY [#] -high indicates that the WSM is ready for new commands, block erase is suspended, and word write is inactive, word write is suspended, or the device is in deep power-down mode. RY/BY [#] is always active and does not float when the chip is deselected or data outputs are disabled.
/PP	N	BOCK EBASE AND WORD WRITE POWER SUPPLY: For erasing array blocks of writing words. With $V_{PP} \leq V_{PPLK}$. memory contents cannot be thereof Block erase and word write with an invalid V_{PP} (see DC Characteristics) produce spurious results and should not be attempted.
ícc	SUPPLY	DEVICE POWER SUPPLY: Internal detection configured the device for 2.7V, 3.3V or 5V operation. To switch from one voltage to another, ramp V_{CC} down to GND and then ramp V_{CC} to the new voltage. Do not float any power pins. With $V_{CC} \le V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
ND		GROUND: Do not float any ground pins.
	1	NO CONNECT: Lead is not internal connected; it may be driven or floated.

SHARP



Figure 3. 48-Lead TSOP Reverse Pinout Configuration

LHF80BXX



LHF80BXX

2.0 PRINCIPLES OF OPERATION

The LH28F800BG-L SmartVoltage Flash memory includes an on-chip WSM to manage block erase and word write functions. It allows for 100% TTL-level control inputs, fixed power supplies during block erasure and word write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep powerdown mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the V_{pp} voltage. High voltage on V_{pp} enables successful block erasure and word writing. All functions associated with altering memory contents — block erase, word write, status and identifier codes — are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and word write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase and word write can be stored in any block. This code is copied to and elecuted from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block crase uspend allows system software to suspend a block crase to read or write data from any other block crack write suspend allows system software to suspend a voro write to read data from any other flash memory array location.

	Bottom Boot			Top Boot	
FFFF '8000	32K-word Main Block	14	7FFFF 7F000	4K-word Boot Block	0
7FFF	32K-word Main Block	N	7ÉFFF 7E000	4K-word Boot Block	1
0000 FFFF 8000	32K-word Mais Block	. 10	7DFFF 7D000	4K-word Parameter Block	0
7FFF	32K-wore Main Block	11	7CFFF 7C000	4K-word Parameter Block	1
FFFF	32K-word Man Block	10	7BFFF 7B000	4K-word Parameter Block	2
7FFF	K-word Main Hock	9	7AFFF 7A000	4K-word Parameter Block	3
FFFF 8000	32 Word Main Block	8	79FFF	4K-word Parameter Block	4
7FFF	32K-wood Main Block	7	78FFF 78000	4K-word Parameter Block	5
FFFF 3	32K-word Main Block	6	77FFF 70000	32K-word Main Block	0
7FFF	32K-word Main Block	5	6FFFF 68000	32K-word Main Block	1
FFFF	32K-word Main Block	4	67FFF 60000	32K-word Main Block	2
7FFF 0000	32K-word Main Block	3	5FFFF 58000	32K-word Main Block	3
FFF	32K-word Main Block	2	57FFF 50000	32K-word Main Block	4
7FFF 0000	32K-word Main Block	1	4FFFF 48000	32K-word Main Block	5
	32K-word Main Block	0	47FFF 40000	32K-word Main Block	6
7FFF	4K-word Parameter Block	5	3FFFF 38000 37FFF	32K-word Main Block	7
6000	4K-word Parameter Block	4	30000 2FFFF	32K-word Main Block	8
5FFF 5000 4FFF	4K-word Parameter Block	3	28000 27FFF	32K-word Main Block	9
4000 3FFF	4K-word Parameter Block	2	20000 1FFFF	32K-word Main Block	10
3000	4K-word Parameter Block	1	18000	32K-word Main Block	11
2FFF 2000 1FFF	4K-word Parameter Block	0	10000	32K-word Main Block	12
1000	4K-word Boot Block	1	08000	32K-word Main Block	13
0000	4K-word Boot Block	0	07FFF	32K-word Main Block	14

Figure 5. Memory Map

LHF80BXX

2.1 Data Protection

Depending on the application, the system designer may choose to make the V_{PP} power supply switchable (available only when memory block erases or word writes are required) or hardwired to V_{PP4123} . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When $V_{pp} \leq V_{ppLK}$, memory contents cannot be altered. The CUI, with two-step block erase or word write command sequences, provides protection from unwanted operations even when high voltage is applied to V_{pp} . All write functions are disabled when V_{cc} is below the write lockout voltage V_{LKO} or when RP# is at V_{iL} . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and word write operations.

3.0 BUS OPERATION

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes or status register independent of the V_{PP} voltage PP# can be at either V_{H} or V_{HH} .

The first task is to write the appropria ad mode comier Codes or Read mand (Read Array, Read Mer Status Register) to the UI. Jon initial device powerup or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE#, OE#, WE#, RP# and WP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ_-DQ,,) control and when active drives the selected memory data onto the I/O bus. WE# must be at $V_{\rm H}$ and RP# must be at V_{IH} or V_{HH}. Figure 15 illustrates read cycle.

3.2 Output Disable

With OE# at a logic-high level (V_{μ}), the device outputs are disabled. Output pins DQ_0 - DQ_{15} are placed in a high-impedance state.

3.3 Standby

CE# at a logic-high level (V_{IH}) places the device in standby mode which substantially reduces device power consumption. DQ₀-DQ₁₅ outputs are placed in a high-impedance state independent of OE#. If deselected during block erase or word write, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at V_a initiates the deep pover-down mode.

In read modes, RP#-low descrease the memory, places output drivers in a high impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time to a is required after return from powerdown until initial memory access outputs are valid. After this wake-in internal, normal operation is restored. The CUI is next to read array mode and status register is set to \$20H.

priving block erase or word write modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time t_{PHWL} is required after RP# goes to logichigh (V_H) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or word write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

LHF80BXX

3.5 Read Identifier Codes

The read identifier codes operation outputs the manufacturer code and device code (see Figure 6). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms.

7FFFF	
	Reserved for Future Implementation
00001	
00000	Manufacturer Code



3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. The Block Erase command requires appropriate command data and an address within the block to be erased. The Word Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 16 and 17 illustrate WE# and CE# controlled write operations.

4.0 COMMAND DEFINITIONS

When the $V_{pp} \leq V_{LK}$, Read operations from the status register, identifier odds, or blocks are enabled. Placing $V_{ppH_{1/2/3}}$ on V enables successful block erase and word write operations

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

Mode	A A A A A A A A A A A A A A A A A A A	ဳ RP#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅	RY/BY#
Read	1 , 2, 3 8	V _{iH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	X	Х	D _{OUT}	Х
Output Disable	3	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IH}	X	Х	High Z	Х
Standby	3	$V_{\rm IH}$ or $V_{\rm HH}$	V _{IH}	Х	Х	X	Х	High Z	Х
Deep Power-Down	4	V _{IL}	Х	Х	Х	Х	Х	High Z	V _{OH}
Read Identifier Codes	8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	See Figure 6	Х	Note 5	V _{OH}
Write	3, 6, 7, 8	V _{IH} or V _{HH}	V _{IL}	V _{iH}	V _{IL}	X	Х	D _{IN}	Х

Table 3. Bus Operations

NOTES:

1. Refer to DC Characteristics. When V_{PP} <V_{PPLK}, memory contents can be read, but not altered.

3. RY/BY# is V_{oL} when the WSM is executing internal block erase or word write algorithms. It is V_{oH} during when the WSM is not busy, in block erase suspend mode (with word write inactive), word write suspend mode or deep power-down mode.

4. RP# at GND±0.2V ensures the lowest deep power-down current.

5. See Section 4.2 for read identifier code data.

6. V_{H} < RP# < V_{H} produce spurious results and should not be attempted.

7. Refer to Table 4 for valid D_N during a write operation.

8. Never hold OE# low and WE# low at the same timing.

^{2.} X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH123} for V_{PP}. See DC Characteristics for V_{PPLK} and V_{PPH123} voltages.

	Bus Cycles	Notes	F	irst Bus	Cycle	Seco	nd Bus (Cycle
Command	Req'd.		Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array/Reset	1		Write	Х	FFH			
Read Identifier Codes	≥2	4	Write	Х	90H	Read	IA	ID
Read Status Register	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Word Write	2	5,6	Write	WA	40H or 10H	Wrjte	WA	WD
Block Erase and Word Write Suspend	1 ·	5	Write	Х	B0H			
Block Erase and Word Write Resume	1	5	Write	Х	D0H			

Table 4. Command Definitions⁽⁷⁾

NOTES:

1. Bus operations are defined in Table 3.

SHARP

2. X = Any valid address within the device.

IA = Identifier Code Address: see Figure 6.

BA = Address within the block being erased.

WA = Address of memory location to be written.

3. SRD = Data read from status register. See Table 7 for a description of the status register bits. WD = Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first). ID = Data read from identifier codes.

4. Following the Read Identifier Codes command, read operations a s manufacturer and device codes. See Section 4.2 for read identifier code data.

5. If the block is boot block, WP# must be at V_{μ} or RP# must be V_{μ} to evable block erase or word write operations. Attempts to $_{\mu}$ = PP is $V_{\mu}.$ N.H issue a block erase or word write to a boot block while WP#

6. Either 40H or 10H are recognized by the WSM as the work write etup.

7. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



LHF80BXX

4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase or word write, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command. The Read Array command functions independently of the V_{PP} voltage and RP# can be V_H or V_{HH}.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 6 retrieve the manufacturer and device codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V_{pp} voltage and RPA can be V_{IH} or V_{HH} . Following the Read Identifier code command, the following information can be read:

	. Identifier Codes	
--	--------------------	--

Code		Vata /	Address
Manufacture Code		QOBOH	00000H
Device Code (Top Boot)	\checkmark	0060H	00001H
Device Code (Bottom Boot)		0062H	00001H
1000 - 400			

4.3 Read Status Register Command

The status register may be read to determine when a block erase or word write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to V_{IH} before further reads to update the status register latch. The Read Status Register command functions independently of the V_{PP} voltage. RP# can be V_{IH} or V_{HH}.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register the Clear Status Register command (50H) is written. In unctions independently of the applied V_{pp} voltage. He can be V_{IH} or V_{HH} . This command is not unctional during block erase or word write suspend modes

4.5 Block Erste Command

Ense is exclued one block at a time and initiated by a two cycle command. A block erase setup is first written, Nlowed by an block erase confirm. This command requence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when $V_{cc}=V_{CC1/2/3/4}$ and $V_{PP}=V_{PPH1/2/3}$. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while $V_{PP}\leq V_{PPLK}$, SR.3 and SR.5 will be set to "1".

LHF80BXX

12

Successful block erase for boot blocks requires that the corresponding if set, that $WP\#=V_{\mu}$ or $RP\#=V_{\mu}$. If block erase is attempted to boot block when the corresponding $WP\#=V_{\mu}$ or $RP\#=V_{\mu}$, SR.1 and SR.5 will be set to "1". Block erase operations with $V_{\mu} < RP\# < V_{\mu}$ produce spurious results and should not be attempted.

4.6 Word Write Command

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see Figure 8). The CPU can detect the completion of the word write event by analyzing the RY/BY# pin or status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur hen. and V_{PP}=V_{PPH1/2/3}. In the absence of the high 🕉ltage, memory contents are protected against w 🗖 writes. If word write is attempted while tatus register PPLK' bits SR.3 and SR.4 will be sut to . Successful word write for boot blocks requires that the corresponding if set, that WP#=V_{IH} or RP#=V_{IH} If word write is attempted to boot block when the corresponding WP#=V, or RP#=V_{IH}, SR.1 and SR.4 will be set to "1". Word write operations with V_{IH}<RP#<V_{HH} produce spurious results and should not be attempted.

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or word-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to V_{OH} . Specification t_{WHRH2} defines the block erase suspend latency.

At this point, a Read tray command can be written to read data from blocks other than that which is suspended. A Word write command sequence can also be issued turing erase suspend to program data in other blocks. Using the Word Write Suspend command (sea Section 4.8), a word write operation can also be uspended. During a word write operation with block trass suspended, status register bit SR.7 will return to "4" and the RY/BY# output will transition to V_{oL} . However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to Vol. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 9). V_{PP} must remain at $V_{PPH1/2/3}$ (the same V_{PP} level used for block erase) while block erase is suspended. RP# must also remain at V_{IH} or V_{IH} (the same RP# level used for block erase). WP# must also remain at V_{μ} or V_{μ} (the same WP# level used for block erase). Block erase cannot resume until word write operations initiated during block erase suspend have completed.

LHF80BXX

4.8 Word Write Suspend Command

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). RY/BY# will also transition to V_{OH} . Specification t_{WHRH1} defines the word write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to Vol. After the Word Write Resume command is written, the device automatically outputs status register data when read (see Figure 10). V_{PP} must remain at $V_{PPH1/2/3}$ (the same $V_{_{\rm PP}}$ level used for word write) while in word write suspend mode. RP# must also remain at $V_{\mbox{\tiny H}}$ or $V_{\mbox{\tiny HH}}$ (the same RP# level used write). WP# must also remain at V or V me same P# level used for word write).

Table 6. Write Protection Alternation

	r	1	T	
Operation	V _{PP}	RP#	WP#	Effect
	VIL	х	Х	All Blocks Locked.
Word Write		VIL	x	All Blocks Locked.
or Block Erase	> V _{PPLK}	V _{HH}	X 🔦	All Hocked.
BIOOR EI230	11 EX	ViH	VIL	2 Boot Blocks Locked.
		• In		Ab Blocks Unlocked.
				
		0)		
	•	< /^	×	

LHF80BXX

.

.

-

SHARP

Table 7. Status Register Definition

WSMS	S ESS	ES	WWS	VPPS	WWSS	DPS	R
7	6	5	4	3	2	1	0
SR.7 =	WRITE STATE M 1 = Ready 0 = Busy	IACHINE STA	ATUS (WSMS)		NOT BY# or SR.7 to completion. S		
SR.6 =	ERASE SUSPEN 1 = Block Erase S 0 = Block Erase in	Suspended					
SR.5 =	ERASE STATUS 1 = Error in Block 0 = Successful Bl	Erasure			5 and SR.4 an n improper c		
SR.4 =	WORD WRITE S ⁻ 1 = Errer in Word 0 = Successful W	Write)			k.	
SR.3 =	V_{pp} STATUS (VPF 1 = V_{pp} Low Detect 0 = V_{pp} OK	PS) ct, Operation .	Abort	level. The level level	ot provide a co SM terroga tel Block Erase SR.3 is not gua	tes and indicates or Word Writ	tes the V _{PP}
SR.2 =	WORD WRITE SU 1 = Word Write Su 0 = Word Write in	uspended		reedsack of	ly when V _{PP} =V _P	РН1/2/3 ⁻	
SR.1 =	DEVICE PROTEC 1 = WP# or RP# L Abort 0 = Unlock	T STATUS ([.ock Detected	DPS) , Operation	Block Erase informs the	nterrogates the or Word Write system, depe the WP# is not	e command se ending on the	quences. It attempted
SR.0 =	RESERVED FOR ENHANCEMENTS			SR.0 is reser out when po	rved for future (lling the status)	use and should register.	be masked

LHF80BXX



Figure 7. Automated Block Erase Flowchart

LHF80BXX



Figure 8. Automated Word Write Flowchart

.....

. . . .



Figure 9. Block Erase Suspend/Resume Flowchart

SHARP



Figure 10. Word Write Suspend/Resume Flowchart

LHF80BXX

%4

5.0 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/BY#, Block Erase and Word Write Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase and word write completion. It transitions low after back erase or word write commands and returns to V, when he WSM has finished executing the internal accrition.

RY/BY# can be connected to all interrupt input of the system CPU or controller. It is active at all times. RY/ BY# is also V_{OH} when the device is in block erase suspend (with word write inactive), word write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1µF ceramic capacitor connected between its V_{cc} and GND and between ts V_{pp} and GND. These high-frequency, low inductance capacitors should be placed as close appossible to package leads. t devices, a 4.7µF electrolytic Additionally, for every e haced at the array's power supply capacitor should B connection retrieven s and GND. The bulk capacitor will overcome we have slumps caused by PC board trace inductant

Trace on Printed Circuit Boards

and a flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{pp} power supply trace. The V_{pp} pin supplies the memory cell current for word writing and block erasing. Use similar trace widths and layout considerations given to the V_{cc} power bus. Adequate V_{pp} supply traces and decoupling will decrease V_{pp} voltage spikes and overshoots.

LHF80BXX

5.5 V_{cc} , V_{pp} , RP# Transitions

Block erase and word write are not guaranteed if V_{PP} falls outside of a valid V_{PPH+23} range, V_{CC} falls outside of a valid $V_{CC1/23/4}$ range, or RP# $\neq V_{IH}$ or V_{HH} . If V_{PP} error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V_{IL} during block erase or word write, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to V_{IL} clear the status register.

The CUI latches commands issued by system software and is not altered by V_{pp} or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after V_{cc} transitions below V_{txo} .

After block erase or word write, even after V_{PP} transitions down to V_{PPLK} , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer prototion against accidental block erasure or word wring owng power transitions. Upon power-up, the device k indifferent as to which power supply v_{pr} or () powers-up first. Internal circuitry resets the OI to read array mode at power-up.

A system designer must guard against spurious writes for V_{cc} voltages above V_{LKO} when V_{PP} is active. Since both WE# and CE# must be low for a command write, driving either to V_{IH} will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

The device is disabled while $RP#=V_{IL}$ regardless of its control inputs state.

5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to V_{μ} standard or sleep modes. If access is again needed the devices can be read following the t_{PHOV} and t_{PHWL} wake-up cycles required after RP# is first naised to V_{μ} . See AC Characteristics — Read Only and Vrite experations and Figures 15, 16 and 17 for more aformation.

LHF80BXX

6.0 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

<Operating Temperature>

Commercial Products During Read, Block Erase and Word Write 0°C to +70°C Temperature under Bias -10°C to +80°C Extended temperature Products During Read, Block Erase and Word Write -40°C to +85°C Temperature under Bias -40°C to +85°C <Storage Temperature> -65°C to +125°C <Voltage On Any Pin> except V_{cc}, V_{PP}, and RP# -2.0V to +7.0V⁽¹⁾ V_{cc} Supply Voltage -2.0V to +7.0V⁽¹⁾ V_{PP} Update Voltage during Block Erase and Word Write -2.0V to +14.0V(1.2) RP# Voitage -2.0V to +14.0V^(1,2) <Output Short Circuit Current> 100mA(3)

NOTICE: This datasheet contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local SHARP Sales office that you have the latest datasheet before finalizing a design.

"WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliant

NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- All specified voltages are with respect to GND. Minimum DC voltage is -0.57 on input/output pins and -0.2V on V_{cc} and V_{pp} pin. During transitions, this level may undershoot to -0.4 for periods <20ns. Maximum DC voltage on input/ extput pins and V_{cc} is V_{cc}+0.5V which, during transitions, may overshoot to V_{cc}+2.0V for periods <20ns.
 1 aximum DC voltage on V_{pp} and RP# may overshoot to +1.0V for periods <20ns.
- 4. Dutput shorted for no more than one second. No more than one output shorted at a time.

6.2 Operating Conditions

Symbol	Premete	Notes	Min.	Max.	Unit	Test Condition
TA	Operating Term erature Commercial Products		0	+70	.с	Ambient Temperature
T _A	Operative Temperature Extended temperature Products		-40	+85	·c	Ambient Temperature
V _{CC1}	V _{CC} Supply Voltage (2.7V-3.6V)		2.7	3.6	v	
V _{CC2}	V _{CC} Supply Voltage (3.3V±0.3V)		3.0	3.6	V	
V _{CC3}	V _{CC} Suppiy Voltage (5.0V±5%)		4.75	5.25	v	
V _{CC4}	V _{CC} Supply Voltage (5.0V±10%)		4.50	5.50	V	

emperature and V., Operating Conditions

6.2.1 Capacitance⁽¹⁾

	Т	=+25°C, f=1MHz	-		
Symbol	Parameter	Typ.	Max.	Unit	Condition
CIN	Input Capacitance	7	10	pF	V _{IN} = 0.0V
Cout	Output Capacitance	9	12	рF	V _{OUT} = 0.0V

NOTES:

1. Sampled. not 100% tested.

LHF80BXX

6.2.2 AC Input/Output Test Conditions



AC test inputs are driven at 2.7V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.35V. Input rise and fall times(10% to 90%)<10ns.





Figure 14. Transient Equivalent Testing Load Circuit

LHF80BXX

6.2.3 DC Charactertistics

			DC C	Characte	ertistics	3		T _A = -40°C to +85°C
Combod.		Natar	V _{CC} =2	.7V-3.6V	V _{cc} =5	5V±10%	11-14	Tool Oom Halons
Symbol	Parameter	Notes	Тур.	Max.	Тур.	Max.	Unit	Test Conditions
۱ _U	Input Load Current	1		±0.5		±1	μA	V _{CC} =V _{CC} Max, V _{IN} =V _{CC} or GND
ILO	Output Leakage Current	1		±0.5		±10	μA	V _{CC} =V _{CC} Max, V _{OUT} =V _{CC} or GND
I _{CCS}	V _{CC} Standby Current	1,3,6	25	50	30	100	μA	CMOS Inputs V _{CC} =V _{CC} Max CE#=RP#=V _{CC} ±0.2V
			0.2	2	0.4	2	mA	TTL Inputs V _{CC} =V _{CC} Max CE#-RP#=VIH
I _{CCD}	V _{CC} Deep Power-Down Current	1	4	20		20	-uA	RP# = GND±0.2V J _{OUT} (RY/BY#)=0 mA
ICCR	V _{CC} Read Current	1,5,6	15	25		へ		CMOS Inputs V _{CC} =V _{CC} Max, CE#=GND f=5MHz(3.3V, 2.7V), 8MHz(5V) I _{OUT} =0 mA
				30	7	5	mA	TTL Inputs V _{CC} =V _{CC} Max, CE#=GND f=5MHz(3.3V, 2.7V), 8MHz(5V) I _{OUT} =0mA
Iccw	V _{CC} Word Write Current	1.7	5		-	-	mA	V _{PP} =2.7V-3.6V
			5	17		35	mA	V _{PP} =5V±10%
				12		30	mA	V _{PP} =12V±5%
ICCE	V _{CC} Block Erase Current			17	-	-	mA	V _{PP} =2.7V-3.6V
	│	入	4	17		30	mA	V _{PP} =5V±10%
		K	4	12		25	mA	V _{PP} =12V±5%
I _{CCWS} I _{CCES}	V _{CC} Word Write or Buck Erase Suspend Curren	1,2	1	6	1	10	mA	CE#=V _{IH}
PPS	V _{PP} Standby or Read	1	±2	±15	±2	±15	μA	V _{PP} ≤V _{CC}
IPPR	Current		10	200	10	200	μA	V _{PP} >V _{CC}
I _{PPD}	V _{PP} Deep Power-Down Current	1	0.1	5	0.1	5	μA	RP#=GND±0.2V
I _{PPW}	V _{PP} Word Write Current	1,7	12	40	-	-	mA	V _{PP} =2.7V-3.6V
				40		40	mA	V _{PP} =5V±10%
				30		30	mA	V _{PP} =12V±5%
I _{PPE}	V _{PP} Block Erase Current	1,7	8	25		-	mA	V _{PP} =2.7V-3.6V
				25		25	mA	V _{PP} =5V±10%
				20		20	mA	V _{PP} =12V±5%
I _{PPWS} I _{PPES}	V _{PP} Word Write or Block Erase Suspend Current	1	10	200	10	200	μA	V _{PP} =V _{PPH1/2/3}

LHF80BXX

			V _{CC} =2.	7V-3.6V	V _{CC} =5	V±10%		
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	V	
ViH	Input High Voltage	7	2.0	V _{CC} +0.5	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage	3,7		0.4		0.45	V	V _{CC} =V _{CC} Min, I _{OL} =5.8mA(V _{CC} =5V) I _{OL} =2.0mA(V _{CC} =3.3V)
V _{OH1}	Output High Voltage (TTL)	3,7	2.4		2.4		V	V _{CC} =V _{CC} Min, I _{OH} =-2.5mA(V _{CC} =5V) I _{OH} =2.0mA(V _{CC} =3.3V)
V _{OH2}	Output High Voltage (CMOS)	3,7	0.85 V _{CC}		0.85 V _{CC}			Vcc Min, I _{OH} =-25µА
			V _{CC} -0.4		V _{CC} -0.4		V	Vcc=Vcc Min, Ioн=-100µА
V _{PPLK}	V _{PP} Lockout during Normal Operations	4,7		1.5		ħ 5	×,	
Vpph1	V _{PP} during Word Write or Block Erase Operations		2.7	3.6		2,	V	
Vpph2	VPP during Word Write or Block Erase Operations		4.5	5.5	4.5	5.5	V	
Vррнз	V _{PP} during Word Write or Block Erase Operations		11.4	6	11.4	12.6	V	· · ·
V _{LKO}	V _{CC} Lockout Voltage		30		2.0		v	
Vнн	RP# Unlock Voltage		11.4	12.6	11.4	12.6	V	Block Erase and Word Write for Boot Blocks

DC Characteristics (Continued)

NOTES:

1. All currents are in RMS under otherwise noted. Typical values at nominal V_{cc} voltage and $T_{A} = +25$ °C. These currents are valid for all product versions (package and speeds). 2. I_{ccws} and I_{cccs} are specified with the device de-selected. If read or word written while in erase suspend mode, the device's current

draw is the sum of I_{ccws} or I_{cces} and I_{ccR} or I_{ccw} , respectively.

3. Includes RY/BY#.

4. Block erases and word writes are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed in the range between V_{PPLK} (max) and V_{PPH1} (min), between V_{PPH3} (max) and V_{PPH2} (min), between V_{PPH2} (max) and V_{PPH3} (min), and above V_{PPH3} (max). 5. Automatic Power Saving (APS) reduces typical I_{CCR} to 1 mA at 5V V_{CC} and 3 mA at 2.7V and 3.3V V_{CC} in static operation. 6. CMOS inputs are either V_{CC} ± 0.2V or GND ± 0.2V. TTL inputs are either V_{IL} or V_{IH}.

7. Sampled, not 100% tested.

SHARP

8. Block erases and word writes are inhibited when the corresponding $RP = V_{\mu}$ or $WP = V_{\mu}$. Block erase and word write operations are not guaranteed with V_{cc} < 2.7V or V_H < RP# < V_H and should not be attempted.

9. RP# connection to a $V_{\mbox{\tiny HH}}$ supply is allowed for a maximum cumulative period of 80 hours.

		DC	Charact	eristic Ex				
			V _{CC} =2.7V-3.6V		2.7V-3.6V V _{CC} =5V±10%			
Symbol	Parameter	Notes	Тур.	Max.	Тур.	Max.	Unit	Test Conditions
ICCD	V _{CC} Deep Power-Down Current	1	4	10		10	μA	RP#=GND±0.2V I _{OUT} (RY/BY#)=0 mA

 $T = 0^{\circ}C to + 70^{\circ}C$

.

LHF80BXX

6.2.4 AC Characteristics - Read Only Operations⁽¹⁾

	Versions ⁽⁴⁾			800BG- 85		800BG- 12	
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tavav	Read Cycle Time		120		150		ns
tavav	Address to Output Delay			120		150	ns
tELQV	CE# to Output Delay	2		120		150	ns
t PHQV	RP# High to Output Delay			600		600	ns
tGLQV	OE# to Output Delay	2		50	1	55	ns
tELQX	CE# to Output in Low Z	3	0	4	0		ns
t _{EHQZ}	CE# High to Output in High Z	3		13		55	ns
tglax	OE# to Output in Low Z	3	0 🔦	$(\land$	0		ns
t _{GHOZ}	OE# High to Output in High Z	3		20		25	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3 🔦			0		ņs

V_{cc}=2.7V-3.6V, T₄=-40°C to +85°C

V_{cc}=3.3V±0.3V, 1-40 C to +85°C

	Versions ⁽⁴⁾			800BG- 85		800BG- 12	
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tavav	Read Cycle Time		100		130		ns
tavav	Address to Output Dela		i	100		130	ns
tELQV	CE# to Output Delay	2		100		130	ns
t PHQV	RP# High to Output Delay			600		600	ns
tGLQV	OE# to Output Delay	2		50		55	ns
tELQX	CE# to Output In Low Z	3	0		0		ns
t _{EHQZ}	CE# High to Output in High Z	3		55		55	ns
tGLOX	OE# to Output in Low Z	3	0		0		ns
tgнoz	OE# High to Output in High Z	3		20		25	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

LHF80BXX

6.2.4 AC Characteristics - Read Only Operations (Cont.)⁽¹⁾

		V _{CC} ±5	%		800BG- 5 ⁽⁵⁾					
	Versions ⁽⁴⁾	V _{cc} ±10)%				800BG- 5 ⁽⁶⁾		300BG- 2 ⁽⁶⁾	
Symbol	Parameter	No	tes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{avav}	Read Cycle Time			85		90	1	120		ns
tavav	Address to Output Delay	y			85		90		120	ns
tELQV	CE# to Output Delay	2	2		85		90	4	120	ns
t PHQV	RP# High to Output Dela	ay			400		400		400	ns
tglav	OE# to Output Delay	2	2	······	40	1	45		50	ns
t _{ELQX}	CE# to Output in Low Z	3	3	0		0	<	0		ns
t _{EHQZ}	CE# High to Output in High Z	3	3		55	9	53		55	ns
tglax	OE# to Output in Low Z	3	3	0				0		ns
t _{GHQZ}	OE# High to Output in High Z	3	3		10		10		15	ns
tон	Output Hold from Addres CE# or OE# Change, Whichever Occurs First	ss, 3	5	0		Ő		0		ns

V_{cc}=5.0V±10%, 5.0V±5%, T₄=-40°C to +85°C

NOTES:

- 1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.
- 2. OE# may be delayed up to t_{ELOV}-t_{GLOV} after the falling edge of CE# without impact on t_{ELOV}.

3. Sampled, not 100% tested.

- 4. See Ordering Information for device speece (ralid operational combinations).
- 5. See Transient Input/Output Reference Waveerm and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.
- 6. See Transient Input/Output Reference Waveerm and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LHF80BXX



LHF80BXX

6.2.5 AC Characteristics for WE# - Controlled Write Operations(1)

	Versions ⁽⁵⁾		LH28F8	00BG-L85	LH28F80	0BG-L12	l Imit
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		120		150		ns
t _{PHWL}	RP# High Recovery to WE# Going Low	2	1		1		μs
t _{ELWL}	CE# Setup to WE# Going Low		10		10		ns
twlwh	WE# Pulse Width		50		50		ns
t _{PHHWH}	RP# V _{HH} Setup to WE# Going High	2	100		100		ns
t _{VPWH}	V _{PP} Setup to WE# Going High	2	100		100		ns
t _{AVWH}	Address Setup to WE# Going High	3	50		50		ns
t _{DVWH}	Data Setup to WE# Going High	3	50		50		ns
t _{WHDX}	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High	-	5		5		ns
twhen	CE# Hold from WE# High		10	X	10		ns
twhwL	WE# Pulse Width High				30		ns
t _{WHRL}	WE# High to RY/BY# Going Low			100		100	ns
t _{WHGL}	Write Recovery before Read		0		0		ns
tovil	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY#	2,-	0		0		ns

V_{CC}=3.3V±0.3V,T_A=-40°C to +85°C

$V_{CC} = 3V \pm 0.3$, $T_{A} = -40^{\circ}$ C to +85°C

	Versions ⁽⁵⁾		LH28F8	00BG-L85	LH28F80	0BG-L12	
Symbol	Parameer	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		100		130		ns
t _{PHWL}	RP# High Recover to WE# Going Low	2	1		1		μs
t _{ELWL}	CE# Setup to We# Going Low		10		10		ns
t _{WLWH}	WE# Pulse Width		50		50		ns
t _{PHHWH}	RP# V _{HH} Setup to WE# Going High	2	100		100		ns
t _{VPWH}	V _{PP} Setup to WE# Going High	2	100		100		ns
t _{avwh}	Address Setup to WE# Going High	3	50		50		ns
t _{DVWH}	Data Setup to WE# Going High	3	50		50		ns
t _{WHDX}	Data Hold from WE# High		5		5		ns
t _{WHAX}	Address Hold from WE# High		5		5.		ns
t _{WHEH}	CE# Hold from WE# High		10		10		ns
t _{WHWL}	WE# Pulse Width High		30		30		ns
t _{WHRL}	WE# High to RY/BY# Going Low			100		100	ns
t _{WHGL}	Write Recovery before Read		0		0		ns
tavvl	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

.

.

LHF80BXX

6.2.5 AC Characteristics for WE# - Controled Write Operations (Cont.)(1)

		Vcc	±5%		800SX- 5 ⁽⁶⁾					
	Versions ⁽⁵⁾	Vcc±	±10%				800BG- 5 ⁽⁷⁾	LH28F	800BG- 2 ⁽⁷⁾	
Symbol	Parameter	1	Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t avav	Write Cycle Time			85		90		120		ns
tpHWL	RP# High Recovery to WE# Going Low)	2	1		1		1		μs
telwL	CE# Setup to WE# Go Low	bing		10		10		10		ns
twlwh	WE# Pulse Width			40		40	5	•0		ns
tрннwн	RP# V _{HH} Setup to WE Going High	#	2	100		100	\mathbf{k}	1 00		ns
tvpwh	V _{PP} Setup to WE# Goi High	ing	2	100	•	10	`	100		ns
tavwh	Address Setup to WE# Going High	ŧ	3	40	71	~ *		40		ns
tovwн	Data Setup to WE# Go High	oing	3	40		40		40		ns
twhox	Data Hold from WE# H	ligh	1		s.	5		5		ns
t _{WHAX}	Address Hold from WE High	≣#				5		5		ns
twhen	CE# Hold from WE# H	in		10		10		10		ns
tw∺w∟	WE# Pulse Width High	X		30		30		30		ns
twhrl	WE# High to RY BY# Going Low		*		90		90		90	ns
twhgl	Write Recovery before Read	•		0		0		0		ns
tavvl	V _{PP} Hold from Valid SI RY/BY# High	RD,	2,4	0		0		0		ns
tovph	RP# V _{HH} Hold from Va SRD, RY/BY# High	alid	2,4	0		0		0		ns

V = 5V + 10% 5V + 5% T = -40°C to +85°C

NOTES:

1. Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. Sampled. not 100% tested.

3. Refer to Table 4 for valid A_{iN} and D_{iN} for block erase or word write. 4. V_{PP} should be held at $V_{PPH1/23}$ (and if necessary RP# should be held at V_{HH}) until determination of block erase or word write success (SR.3/4/5=0).

5. See Ordering Information for device speeds (valid operational combinations).

6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.

7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

•

LHF80BXX



LHF80BXX

6.2.6 AC Characteristics for CE# - Controlled Write Operations(1)

	Versions ⁽⁵⁾		LH28F8	00BG-L85	LH28F80	0BG-L12	11
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		120		150		ns
t _{PHEL}	RP# High Recovery to CE# Going Low	2	1		1		μs
^t WLEL	WE# Setup to CE# Going Low		0		0		ns
t _{ELEH}	CE# Pulse Width		70		70		ns
t _{PHHEH}	RP# V _{HH} Setup to CE# Going High	2	100		100		ns
t _{VPEH}	V _{PP} Setup to CE# Going High	2	100		100		ns
t _{AVEH}	Address Setup to CE# Going High	3	50		50		ns
t _{DVEH}	Data Setup to CE# Going High	3	50		50		ns
t _{EHDX}	Data Hold from CE# High		5	1	5		ns
t _{EHAX}	Address Hold from CE# High		5		5		ns
t _{EHWH}	WE# Hold from CE# High		0	X	0		ns
t _{EHEL}	CE# Pulse Width High				25		ns
t _{EHRL}	CE# High to RY/BY# Going Low			100		100	ns
t _{EHGL}	Write Recovery before Read				0		ns
tavvi.	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY#	2,4	0		0		ns

V_{CC}=3.3V±0.3V,T_A=-40°C to +85°C

$V_{CC} = 3V \pm 0.3$ $T_{A} = -40^{\circ}$ C to +85°C

	Versions ⁽⁵⁾		LH28F8	00BG-L85	LH28F800BG-L12		11
Symbol	Parameer	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		100		130		ns
t _{PHEL}	RP# High Recovery to OC# Going Low	2	1		1		μs
twlel	WE# Setup to C # Going Low		0		0		ns
tELEH	CE# Pulse Width		70		70		ns
t _{PHHEH}	RP# V _{HH} Setup to CE# Going High	2	100		100		ns
t _{VPEH}	V _{PP} Setup to CE# Going High	2	100		100		ns
tAVEH	Address Setup to CE# Going High	3	50		50		ns
t _{DVEH}	Data Setup to CE# Going High	3	50		50		ns
t _{EHDX}	Data Hold from CE# High		5		5		ns
t _{EHAX}	Address Hold from CE# High		5		5		ns
t _{EHWH}	WE# Hold from CE# High		0		0		ns
t _{EHEL}	CE# Pulse Width High		25		25		ns
t _{EHRL}	CE# High to RY/BY# Going Low			100		100	ns
t _{EHGL}	Write Recovery before Read		0		0		ns
tavvi.	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

LHF80BXX

6.2.6 AC Characteristics for CE#-Controlled Writes Operations (Cont.)⁽¹⁾

		Vc	c±5%		800BG- 5 ⁽⁶⁾					
	Versions ⁽⁵⁾	Vcc	;±10%			LH28F800BG- L85 ⁽⁷⁾		LH28F800BG- L12 ⁽⁷⁾		
Symbol	Parameter		Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	Write Cycle Time			85		90		120		ns
t _{PHEL}	RP# High Recovery to CE# Going Low	•	2	1		1		1		μs
twiel	WE≢ Setup to CE# Go Low	oing		0		0		9		ns
teleh	CE≑ Pulse Width			50		50		50		ns
tрннен	RP# V _{HH} Setup to CE Going High	#	2	100		100	\mathbf{N}	▶00		ns
tvpeh	V _{PP} Setup to CE# Goi High	ng	2	100		100	\triangleright	100		ns
taveh	Address Setup to CE# Going High		3	40			•	40		ns
tDVEH	Data Setup to CE# Go High	ing	3	40	\mathbb{N}	40		40		ns
t _{EHDX}	Data Hold from CE# H	igh		K		5		5		ns
tehax	Address Hold from CE High	#		5		5		5		ns
tенwн	WE# Hold from CE# H	igh 🖌		\mathbf{V}		0		0		ns
tehel	CE# Pulse Width High			25		25		25		ns
^t EHRL	CE# High to RY/B Going Low	Å	\checkmark		90		90		90	ns
tehgl	Write Recovery before Read			0		0		0		ns
tavvl	V _{PP} Hold from Valid SI RY/BY# High	RD,	2,4	0		0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Va SRD, RY/BY# High	lid	2,4	0		0		0		ns

V_{cc}=5V±10%, 5V±5%, T_a=-40°C to +85°C

NOTES:

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.

2. Sampled, not 100% tested.

3. Refer to Table 4 for valid $\rm A_{_{IN}}$ and $\rm D_{_{IN}}$ for block erase or word write.

4. V_{PP} should be held at V_{PPH123} (and if necessary RP# should be held at V_{PH123}) until determination of block erase or word write success (SR.3/4/5=0).

5. See Ordering Information for device speeds (valid operational combinations).

6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.

7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LHF80BXX

SHARP



LHF80BXX

6.2.7 Reset Operations



Waveform for Reset Operation Fige C ře

eset AC Specifications(1)

			V _{CC} = 2.7V-3.6V		V _{cc} =	5V±10%	
Symbol	Parimeter	Notes	Min.	Max.	Min.	Max.	Unit
tplpH	RP# Pulse Low Time (If RP# is tied to V _{CC} , this specification is not applicable)		100		100		ns
t _{PLRH}	RP# Low to Reset during Block Erase or Word Write	2,3		20		12	μs
t235VPH	V _{CC} 2.7V to RP# High V _{CC} 3.0V to RP# High V _{CC} 4.5V to RP# High	4	100		100		ns

NOTES:

1. These specifications are valid for all product versions (packages and speeds).

2. If RP# is asserted while a block erase or word write operation is not executing, the reset will complete within 100 ns.

3. A reset time, t_{puqy} , is required from the latter of RY/BY# or RP# going high until outputs are valid. 4. When the device power-up, holding RP# low minimum 100 ns is required after V_{cc} has been in predefined range and also has been in stable there.

LHF80BXX

6.2.8 Block Erase and Word Write Performance^(3,4)

				VPF	=2.7V-	3.6V	VPP	=5.0V±	10%	VPP	=12.0V	±5%	
Symbol	Param	eter	Notes	Min.	Typ. ⁽¹⁾	Max.	Min.	Typ. ⁽¹⁾	Max.	Min.	Typ. ⁽¹⁾	Max.	Unit
twhav1	Word Write	32K word Block	2		44.6			17.7			12.6		
tEHQV1	Time	4K word Block	2		45.9			26.1			24.5		μs
	Block Write	32K word Block	2		1.46			0.58			0.42		
	Time	4K word Block	2		0.19			0.11			0.11	sec	
twhav2	Block Erase	32K word Block	2		1.14			0.61			0.51		sec
tEHQV2	Time	4K word Block	2		0.38			0.32		4	0.31		300
twhRH1 tehRH1	Word Write S Latency Time	•			7	8		6	8		6	7	μs
twhRH2 tEHRH2	Erase Suspe Latency Time	i i i			18	22		14	Z		11	14	μs

V_{cc}=2.7V-3.0V, T₄=-40°C to +85°C

			V _{cc} = :	3.3V±0	.3V, T _A	=-40°C	to +85		>				
				VPP	=3.0V-	3.6V	A PP=	-Sov±	10%	VPP	=12.0V	±5%	
Symbol	Param	eter	Notes	Min.	Typ. ⁽¹⁾	Max	1711a	¥yp.(¹)	Max.	Min.	Тур.(1)	Max.	Unit
twHQV1	Word Write	32K word Block	2		4			17.3			12.3		μs
tehav1	Time	4K word Block	2		45			25.6			24		μο
	Block Write	32K word Block	2		9,44			0.57			0.41		sec
	Time	4K word Block	2		049			0.11			0.1		360
twhav2	Block Erase	32K word Block	.2	-	• .11			0.59			0.5		sec
tEHQV2	Time	4K word Block	2		0.37			0.31			0.3		
	Word Write S Latency Time	· •		*	6	7		5	7		5	6	μs
twhRH2 tEHRH2	Erase Suspe	W00.3097			16.2	20		9.6	12		9.6	12	μs

V_{cc}=5V±10%, 5V±5%, T_A= -40°C to +85°C

				Vpp=5V±10%			Vpp=12V±5%			
Symbol	Parameter		Notes	Min.	Typ. ⁽¹⁾	Max.	Min.	Typ. ⁽¹⁾	Max.	Unit
twhav1	Word Write Time	32K word Block	2		12.2			8.4		μs
tEHQV1	word write time	4K word Block	2		18.3			17		μ3
		32K word Block	2		0.4			0.28		
	Block Write Time 4K word Block		2		0.08			0.07		sec
twHQV2	32K word Block		2		0.46			0.39		sec
tEHQV2	Block Erase Time	4K word Block	2		0.26			0.25		Sec
twhRH1 tehRH1	Word Write Suspend Late			5	6		4	5	μs	
twhRH2 tehRH2	Erase Suspend Latency			9.6	12		9.6	12	μs	

NOTES:

4. Sampled but not 100% tested.

^{1.} Typical values measured at T_A=+25°C and nominal voltages. Subject to change based on device characterization.

Excludes system-level overhead.
 These performance numbers are valid for all speed versions.

SPECIFICATION UPDATE

. .

Table Ver. 0.3 v.s. Ver. 0.6	Table	Ver.	0.3	v.s.	Ver.	0.6	
------------------------------	-------	------	-----	------	------	-----	--

	Ver. 0.3	Ver. 0.6
Access Time (ns) [t _{AVAV} , t _{AVQV} , t _{ELQV}] (P1, P3, P26, P29, P32)	70 (5V±5%) 80/100 (5V±10%)	85 (5V±5%) 90/120 (5V±10%)
DC Characteristics (P23)	TBD	fixed
Block Erase and WordWrite Performance (P2, P35)	round off value	exactly value
Boot Block Lock Condition (P2)	WP# to Low <u>or</u> RP# to V _{IH}	WP# to Low <u>and</u> RP# to V _{IH}

Table Ver. 0.6 v.s. Ver. 0.7

	Ver. 0.6	Ver. 0.7
48-CSP pinout (P6 Figure. 6)	Incorrect Figure	Correct Figure

Table Ver. 0.7 v.s. Ver. 0.8

	Ver. 0.7	Ver. 0.8
DC Characteristics (P23,P24)	Typical values are not described	Typical values, NOTES and Operating temperature extend
Block Erase and Word Write Performance (P35)	Old Values	New Values

Table Ver. 0.8 v.s. Ver. 0.85

	Ver. 0.8	Ver. 0.85
Product Name (All Pages)	LH28F800SX	LH28F800BG-L

Table Ver. 0.85 v.s. Ver. 0.9

/*************************************		
	Ver. 0.85	Ver. 0.9
6.2.1 Capacitance (P21)	Input Typ.=6 Max.=8 Output Typ.=8 Max.=12	Input Typ.=7 Max.=10 Output Typ.=9 Max.=12
Block Erase and Word Write Performance (P2)	32k=0.39sec, 4k=non Word Write Time	Block Erase Time 32k=0.39sec, 4k=0.25sec Word Write Time 32k= 8.4µs, 4k=17µs

LH28Fxxx FLASH MEMORY FLASH NON-VOLATILE MEMORY FLASH E2ROM FLASH ROM READ ONLY MEMORY ETOX LH28F800BG-L 8M (512Kx16) SmartVoltage