	SPEC No.         E L 0 9 X 1 3 4           I S S U E:         Oct         21         1997
<u>To;</u>	:
SPEC	IFICATIONS
Product Type 8 N	Mbit Flash Memory
LH28F	800BGHE-TL85
Model No	(LHF80B25)
<pre>%This specifications co If you have any object</pre>	ontains <u>49</u> pages including the cover and appendix. ions, please contact us before issuing purchasing orde
☆This specifications co If you have any object CUSTOMERS ACCEPTANCE	ontains <u>49</u> pages including the cover and appendix. tions, please contact us before issuing purchasing orde
If you have any object	ions,please contact us before issuing purchasing orde
If you have any object CUSTOMERS ACCEPTANCE	ions,please contact us before issuing purchasing orde
If you have any object CUSTOMERS ACCEPTANCE DATE:	rions, please contact us before issuing purchasing orde PRESENTED BY: Munic T. WINOTO

## LHF80B25

Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions. (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3). •Office electronics Instrumentation and measuring equipment Machine tools Audiovisual equipment Home appliance Communication equipment other than for trunk lines (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system. •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment Mainframe computers •Traffic control systems Gas leak detectors and automatic cutoff devices Rescue and security equipment •Other safety devices and safety equipment, etc. (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy. Aerospace equipment Communications equipment for trunk lines Control equipment for the nuclear power industry Medical equipment related to life support, etc. (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company. Please direct all gueries regarding the products covered herein to a sales representative of the company. Rev. 1.0

## LHF80B25

# CONTENTS

## PAGE

1 INTRODUCTION
1.1 New Features
1.2 Product Overview
.ж.
2 PRINCIPLES OF OPERATION
2.1 Data Protection8
3 BUS OPERATION
3.1 Read 8
3.2 Output Disable
3.3 Standby 8
3.4 Deep Power-Down
3.5 Read Identifier Codes Operation9
3.6 Write
4 COMMAND DEFINITIONS
4.1 Read Array Command 12
4.2 Read Identifier Codes Command 12
4.3 Read Status Register Command 12
4.4 Clear Status Register Command

5.3 Power Supply Decoupling20
5.4 V <sub>PP</sub> Trace on Printed Circuit Boards20
5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions21
5.6 Power-Up/Down Protection21
5.7 Power Dissipation21
6 ELECTRICAL SPECIFICATIONS22
6 1 Absolute Maximum Ratings22
6.2 Operating Conditions22
6.2.1 Capacitance22
6.2.2 AC Input/Output Test Conditions23
6.2.3 DC Characteristics24
6.2.4 AC Characteristics - Read-Only Operations .26
6.2.5 AC Characteristics - Write Operations
6.2.6 Alternative CE#-Controlled Writes
6.2.7 Reset Operations35
6.2.8 Block Erase and Word Write Configuration
Performance36
7 ADDITIONAL INFORMATION
7.1 Ordering Information38
8 PACKAGE AND PACKING SPECIFICATIONS39

5.2 RY/BY# and Block Erase and Word Write

5.1 Three-Line Output Control ......20

Polling......20

### PAGE

### LHF80B25

# LH28F800BGHE-TL85 8M-BIT (512KB x 16) SmartVoltage Flash MEMORY

- SmartVoltage Technology
   2.7V, 3.3V or 5V V<sub>CC</sub>
   2.7V, 3.3V, 5V or 12V V<sub>PP</sub>
- High-Performance Access Time
   85ns(5V±0.25V), 90ns(5V±0.5V), 100ns(3.3V±0.3V), 120ns(2.7V-3.6V)
- Enhanced Data Protection Features
   Absolute Protection with V<sub>PP</sub>=GND
  - --- Block Erase/Word Write Lockout during Power Transitions
  - Boot Blocks Protection with WP#=V<sub>IL</sub>
- Optimized Array Blocking Architecture — Two 4k-word Boot Blocks
  - --- Six 4k-word Parameter Blocks
  - Fifteen 32k-word Main Blocks
  - Top Boot Location
- Automated Word Write and Block Erase
   Command User Interface
   Status Register

- Extended Cycling Capability
   100,000 Block Erase Cycles
- Enhanced Automated Suspend Options — Word Write Suspend to Read
  - Block Erase Suspend to Word Write
  - Block Erase Suspend to Read
- Low Power Management
   Deep Power-Down Mode
  - Automatic Power Savings Mode Decreases I<sub>CC</sub> in Static Mode
- Industry-Standard Packaging — 48-Lead TSOP
- SRAM-Compatible Write Interface
- ETOX<sup>TM\*</sup> V Nonvolatile Flash Technology
- Not designed or rated as radiation hardened

SHARP's LH28F800BGHE-TL85 Flash memory with SmartVoltage technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. LH28F800BGHE-TL85 can operate at  $V_{CC}$ =2.7V and  $V_{PP}$ =2.7V. Its low voltage operation capability realize battery life and suits for cellular phone application.

Its Boot, Parameter and Main-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F800BGHE-TL85 offers two levels of protection: absolute protection with V<sub>PP</sub> at GND, selective hardware boot block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F800BGHE-TL85 is manufactured on SHARP's 0.4µm ETOX<sup>TM</sup> V process technology. It come in industry-standard package: the 48-lead TSOP ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

### **1** INTRODUCTION

SHARP

This datasheet contains LH28F800BGHE-TL85 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

### 1.1 New Features

Key enhancements of LH28F800BGHE-TL85 SmartVoltage Flash memory are:

- SmartVoltage Technology
- Enhanced Suspend Capabilities
- Boot Block Architecture

Please note following important differences:

- •V<sub>PPLK</sub> has been lowered to 1.5V to support 2.7V, 3.3V and 5V block erase and word write operations. Designs that switch V<sub>PP</sub> off during read operations should make sure that the V<sub>PP</sub> voltage transitions to GND.
- •To take advantage of SmartVoltage technology, allow  $V_{PP}$  connection to 2.7V, 3.3V or 5V.

### **1.2 Product Overview**

The LH28F800BGHE-TL85 is a high-performance 8-Mbit SmartVoltage Flash memory organized as 512K-word of 16 bits. The 512K-word of data is arranged in two 4K-word boot blocks, six 4K-word parameter blocks and fifteen 32K-word main blocks which are individually erasable in-system. The memory map is shown in Figure 3.

SmartVoltage technology provides a choice of V<sub>CC</sub> and V<sub>PP</sub> combinations, as shown in Table 1, to meet system performance and power expectations. 2.7V V<sub>CC</sub> consumes approximately one-fifth the power of 5V V<sub>CC</sub>. But, 5V V<sub>CC</sub> provides the highest read performance. V<sub>PP</sub> at 2.7, 3.3V and 5V eliminates the

need for a separate 12V converter, while V<sub>PP</sub>=12V maximizes block erase and word write performance. In addition to flexible erase and program voltages, the dedicated V<sub>PP</sub> pin gives complete data protection when V<sub>PP</sub>  $\leq$  V<sub>PPLK</sub>.

Table 1.	V <sub>CC</sub> and	V <sub>PP</sub> Voltage	Combinations
		artVoltage	

V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage
2.7V	2.7V, 3.3V, 5V, 12V
3.3V	3.3V, 5V, 12V
5V	5V, 12V

Internal  $V_{CC}$  and  $V_{PP}$  detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and word write operations.

A block erase operation erases one of the device's 32K-word blocks typically within 0.39s (5V  $V_{CC}$ , 12V  $V_{PP}$ ), 4K-word blocks typically within 0.25s (5V  $V_{CC}$ , 12V  $V_{PP}$ ) independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word increments of the device's 32K-word blocks typically within 8.4 $\mu$ s (5V V<sub>CC</sub>, 12V V<sub>PP</sub>), 4K-word blocks typically within 17 $\mu$ s (5V V<sub>CC</sub>, 12V V<sub>PP</sub>). Word write suspend mode enables the system to read data or execute code from any other flash memory array location.

SHARP

The status register indicates when the WSM's block erase or word write operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase or word write. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and word write is inactive), word write is suspended, or the device is in deep power-down mode.

The access time is 85 ns ( $t_{AVQV}$ ) over the commercial temperature range (-40°C to +85°C) and V<sub>CC</sub> supply voltage range of 4.75V-5.25V. At lower V<sub>CC</sub> voltages,

the access times are 90 ns (4.5V-5.5V), 100 ns (3.0V-3.6V) and 120 ns (2.7V-3.6V).

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 1 mA at 5V V<sub>CC</sub>.

When CE# and RP# pins are at  $V_{CC}$ , the  $I_{CC}$  CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 48-lead TSOP (Thin Small Outline Package, 1.2 mm thick). Pinout is shown in Figure 2.

LHF80B25



Г

•...

# LHF80B25

	Table 2. Pin Descriptions						
Symbol	Туре	Name and Function					
A <sub>0</sub> -A <sub>18</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle.					
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.					
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.					
RP#	INPUT	<b>RESET/DEEP POWER-DOWN:</b> Puts the device in deep power-down mode and resets internal automation. RP#-high enables normal operation. When driven low, RP# inhibits write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. With RP#=V <sub>HH</sub> , block erase or word write can operate to all blocks without WP# state. Block erase or word write with $V_{IH}$ <rp#<v<sub>HH produce spurious results and should not be attempted.</rp#<v<sub>					
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.					
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.					
WP#	INPUT	WRITE PROTECT: Master control for boot blocks locking. When V <sub>IL</sub> , locked boot blocks cannot be erased and programmed.					
RY/BY#	OUTPUT	<b>READY/BUSY#:</b> Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase or word write). RY/BY#-high indicates that the WSM is ready for new commands, block erase is suspended, and word write is inactive, word write is suspended, or the device is in deep power-down mode. RY/BY# is always active and does not float when the chip is deselected or data outputs are disabled.					
V <sub>PP</sub>	SUPPLY	<b>BLOCK ERASE AND WORD WRITE POWER SUPPLY:</b> For erasing array blocks or writing words. With $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. Block erase and word write with an invalid $V_{PP}$ (see DC Characteristics) produce spurious results and should not be attempted.					
v <sub>cc</sub>	SUPPLY	<b>DEVICE POWER SUPPLY:</b> Internal detection configures the device for 2.7V, 3.3V or 5V operation. To switch from one voltage to another, ramp $V_{CC}$ down to GND and then ramp $V_{CC}$ to the new voltage. Do not float any power pins. With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.					
GND	SUPPLY	GROUND: Do not float any ground pins.					
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.					

6

.

### 2 PRINCIPLES OF OPERATION

SHARP

The LH28F800BGHE-TL85 SmartVoltage Flash memory includes an on-chip WSM to manage block erase and word write functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure and word write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the V<sub>PP</sub> voltage. High voltage on V<sub>PP</sub> enables successful block erasure and word writing. All functions associated with altering memory contents–block erase, word write, status and identifier codes–are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and word write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase and word write can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Word write suspend allows system software to suspend a word write to read data from any other flash memory array location.

	Top Boot	
7FFFF 7F000	4K-word Boot Block	0
TEFFF	4K-word Boot Block	1
DFFF	4K-word Parameter Block	0
CFFF 7C000	4K-word Parameter Block	1
BFFF	4K-word Parameter Block	2
AFFF	4K-word Parameter Block	3
9FFF 79000	4K-word Parameter Block	4
8FFF	4K-word Parameter Block	5
7FFF	32K-word Main Block	0
FFFF	32K-word Main Block	1
7FFF	32K-word Main Block	2
FFFF	32K-word Main Block	3
7FFF	32K-word Main Block	4
FFFF 8000 7FFF	32K-word Main Block	5
0000	32K-word Main Block	6
18000	32K-word Main Block	7
	32K-word Main Block	8
8000 7FFF	32K-word Main Block	9
0000 FFFF	32K-word Main Block	10
8000 7FFF	32K-word Main Block	11
0000	32K-word Main Block	12
8000	32K-word Main Block	13
0000	32K-word Main Block	14

Figure 3. Memory Map

### 2.1 Data Protection

SHARP

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when memory block erases or word writes are required) or hardwired to  $V_{PPH1/2/3}$ . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. The CUI, with two-step block erase or word write command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{PP}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{IL}$ . The device's boot blocks locking capability for WP# provides additional protection from inadvertent code or data alteration by block erase and word write operations.

### **3 BUS OPERATION**

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### 3.1 Read

Information can be read from any block, identifier codes or status register independent of the  $V_{PP}$  voltage. RP# can be at either  $V_{IH}$  or  $V_{HH}$ .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE#, OE#, WE#, RP# and WP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ<sub>0</sub>-DQ<sub>15</sub>) control and when active drives the selected memory data onto the I/O bus. WE# must be at V<sub>IH</sub> and RP# must be at V<sub>IH</sub> or V<sub>HH</sub>. Figure 13 illustrates read cycle.

### 3.2 Output Disable

With OE# at a logic-high level ( $V_{1H}$ ), the device outputs are disabled. Output pins (DQ<sub>0</sub>-DQ<sub>15</sub>) are placed in a high-impedance state.

### 3.3 Standby

CE# at a logic-high level ( $V_{IH}$ ) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_{15}$  outputs are placed in a high-impedance state independent of OE#. If deselected during block erase or word write, the device continues functioning, and consuming active power until the operation completes.

### 3.4 Deep Power-Down

RP# at  $V_{II}$  initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time t<sub>PHQV</sub> is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase or word write modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or word write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

## 3.5 Read Identifier Codes Operation

SHARP

The read identifier codes operation outputs the manufacturer code and device code (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms.



Figure 4. Device Identifier Code Memory Map

### 3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When

 $V_{CC}=V_{CC1/2/3/4}$  and  $V_{PP}=V_{PPH1/2/3}$ , the CUI additionally controls block erasure and word write.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 14 and 15 illustrate WE# and CE# controlled write operations.

### **4 COMMAND DEFINITIONS**

When the V<sub>PP</sub> voltage  $\leq$  V<sub>PPLK</sub>, Read operations from the status register, identifier codes, or blocks are enabled. Placing V<sub>PPH1/2/3</sub> on V<sub>PP</sub> enables successful block erase and word write operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

Mode	Notes	RP#	CE#	OE#	WE#	Address	VPP	DQ <sub>0-15</sub>	RY/BY#
Read	1,2,3,8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	x	Х	D <sub>OUT</sub>	X
Output Disable	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	VIH	x	х	High Z	X
Standby	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IH</sub>	X	x	x	х	High Z	X
Deep Power-Down	4	V <sub>II</sub>	Х	X	X	X	X	High Z	V <sub>OH</sub>
Read Identifier Codes	8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4	x	Note 5	V <sub>OH</sub>
Write	3,6,7,8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	x	х	D <sub>IN</sub>	x

#### NOTES:

1. Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but not altered.

 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2/3</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2/3</sub> voltages.
 RY/BY# is V<sub>OL</sub> when the WSM is executing internal block erase or word write algorithms. It is V<sub>OH</sub> during when the WSM is not busy, in block erase suspend mode (with word write inactive), word write suspend mode or deep power-down mode.

4. RP# at GND±0.2V ensures the lowest deep power-down current.

5. See Section 4.2 for read identifier code data.

Command writes involving block erase or word write are reliably executed when V<sub>PP</sub>=V<sub>PPH1/2/3</sub> and V<sub>CC</sub>=V<sub>CC1/2/3/4</sub>. Block erase or word write with V<sub>IH</sub><RP#<V<sub>HH</sub> produce spurious results and should not be attempted.

7. Refer to Table 4 for valid  $D_{IN}$  during a write operation. 8. Never hold OE# low and WE# low at the same timing.

	Bus Cycles		Fir	st Bus Cy		Sec	ond Bus C	ycle
Command	Req'd.	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	Х	90H	Read	IA	ID
Read Status Register	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	DOH
Word Write	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	5	Write	х	BOH			
Block Erase and Word Write Resume	1	5	Write	х	D0H			

NOTES:

1. BUS operations are defined in Table 3.

X=Any valid address within the device.
 IA=Identifier Code Address: see Figure 4.
 BA=Address within the block being erased.
 WA=Address of memory location to be written.

 SRD=Data read from status register. See Table 7 for a description of the status register bits. WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

ID=Data read from identifier codes.

4. Following the Read Identifier Codes command, read operations access manufacturer and device codes. See Section 4.2 for read identifier code data.

 If the block is boot block, WP# must be at V<sub>IH</sub> or RP# must be at V<sub>HH</sub> to enable block erase or word write operations. Attempts to issue a block erase or word write to a boot block while WP# is V<sub>IH</sub> or RP# is V<sub>IH</sub>.

6. Either 40H or 10H are recognized by the WSM as the word write setup.

7. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

## 4.1 Read Array Command

SHARP

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase or word write, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command. The Read Array command functions independently of the V<sub>PP</sub> voltage and RP# can be V<sub>IH</sub> or V<sub>HH</sub>.

### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer and device codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>PP</sub> voltage and RP# can be V<sub>IH</sub> or V<sub>HH</sub>. Following the Read Identifier Codes command, the following information can be read:

Table 5.	Identifier	Codes
----------	------------	-------

Code	Address	Data
Manufacture Code	00000H	00B0H
Device Code	00001H	0060H

### 4.3 Read Status Register Command

The status register may be read to determine when a block erase or word write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to V<sub>IH</sub> before further reads to update the status register latch. The Read Status Register command functions independently of the V<sub>PP</sub> voltage. RP# can be V<sub>IH</sub> or V<sub>HH</sub>.

## 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{PP}$  Voltage. RP# can be  $V_{IH}$  or  $V_{HH}$ . This command is not functional during block erase or word write suspend modes.

#### 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}=V_{CC1/2/3/4}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that the corresponding if set, that  $WP#=V_{IH}$  or  $RP#=V_{HH}$ . If block erase is attempted to boot block when the corresponding  $WP#=V_{IL}$  or  $RP#=V_{IH}$ , SR.1 and SR.5 will be set to "1". Block erase operations with  $V_{IH}<RP#<V_{HH}$  produce spurious results and should not be attempted.

# 4.6 Word Write Command

SHARP

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect the completion of the word write event by analyzing the RY/BY# pin or status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur when  $V_{CC}=V_{CC1/2/3/4}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against word writes. If word write is attempted while  $V_{PP} \leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful word write for boot blocks requires that the corresponding if set, that  $WP\#=V_{IH}$  or  $RP\#=V_{HH}$ . If word write is attempted to boot block when the corresponding  $WP\#=V_{IL}$  or  $RP\#=V_{HH}$ . If word write is attempted to boot block when the corresponding  $WP\#=V_{IL}$  or  $RP\#=V_{HH}$ . SR.1 and SR.4 will be set to "1". Word write operations with  $V_{IH} < RP\# < V_{HH}$  produce spurious results and should not be attempted.

### 4.7 Block Erase Suspend Command

The Block Erase Suspend command allows blockerase interruption to read or word-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to  $V_{OH}$ . Specification  $t_{WHRH2}$  defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word Write Suspend command (see Section 4.8), a word write operation can also be suspended. During a word write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to  $V_{OL}$ . However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to VOL. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 7). VPP must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for block erase) while block erase is suspended. RP# must also remain at VIH or VHH (the same RP# level used for block erase). WP# must also remain at VII. or VIH (the same WP# level used for block erase). Block erase cannot resume until word write operations initiated during block erase suspend have completed.

### 4.8 Word Write Suspend Command

SHARP

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). RY/BY# will also transition to  $V_{OH}$ . Specification  $t_{WHRH1}$  defines the word write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to V<sub>OL</sub>. After the Word Write Resume command is written, the device automatically outputs status register data when read (see Figure 8). V<sub>PP</sub> must remain at V<sub>PPH1/2/3</sub> (the same V<sub>PP</sub> level used for word write) while in word write suspend mode. RP# must also remain at V<sub>IH</sub> or V<sub>HH</sub> (the same RP# level used for word write). WP# must also remain at V<sub>IL</sub> or V<sub>IH</sub> (the same WP# level used for word write).

Operation	V <sub>PP</sub>	RP#	WP#	Effect	
		Х	X	All Blocks Locked.	
Word Write		VII	X	All Blocks Locked.	
or		V <sub>HH</sub>	X	All Blocks Unlocked.	
Block Erase	>V <sub>PPLK</sub>		VII	2 Boot Blocks Locked.	
		V <sub>IH</sub>	V <sub>IH</sub>	All Blocks Unlocked.	

**Table 6. Write Protection Alternatives** 

r

# LHF80B25

WSMS	ESS	ES	WWS	VPPS	WWSS	DPS	R	
7	6	5	4	3	2	1	0	
				•	NOT	ES:		
SR.7 = WRIT 1 = Read 0 = Busy	E STATE MAC y	HINE STATU	IS (WSMS)		/# or SR.7 to d mpletion. SR.6			
1 = Block	E SUSPEND S Erase Suspen Erase in Progr	ded						
1 = Error	E STATUS (E in Block Erasur essful Block Era	re			and SR.4 are " nproper comm			
1 = Error	D WRITE STA in Word Write essful Word Wr							
SR.3 = V <sub>PP</sub> STATUS (VPPS) 1 = V <sub>PP</sub> Low Detect, Operation Abort 0 = V <sub>PP</sub> OK				level. The WS only after Blo	ot provide a cor SM interrogates ck Erase or Wo	s and indicates ord Write comr	the V <sub>PP</sub> leve nand	
1 = Word	D WRITE SUS Write Suspend Write in Progre	led			SR.3 is not guai ⁄ when V <sub>PP</sub> ≠V <sub>P</sub>		ons accurate	
	CE PROTECT or RP# Lock De k			The WSM interrogates the WP# and RP# only after Block Erase or Word Write command sequences. It informs the system, depending on the attempted operation, if the WP# is not $V_{IH}$ , RP# is not $V_{HH}$ .				
	RVED FOR FU			,	ved for future u ing the status r		be masked	

## LHF80B25





••

## LHF80B25



•••

## LHF80B25



•

.

## LHF80B25



### Figure 8. Word Write Suspend/Resume Flowchart

19

-

## **5 DESIGN CONSIDERATIONS**

SHARP

#### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Threeline control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### 5.2 RY/BY#, Block Erase and Word Write Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase and word write completion. It transitions low after block erase or word write commands and returns to  $V_{OH}$  when the WSM has finished executing the internal algorithm.

RY/BY can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY is also V<sub>OH</sub> when the device is in block erase

suspend (with word write inactive), word write suspend or deep power-down modes.

#### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its  $V_{CC}$  and GND and between its  $V_{PP}$  and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

### 5.4 V<sub>PP</sub> Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the  $V_{PP}$  Power supply trace. The  $V_{PP}$  pin supplies the memory cell current for word writing and block erasing. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  'voltage spikes and overshoots.

### 5.5 V<sub>CC</sub>, V<sub>PP</sub>, RP# Transitions

SHAR

Block erase and word write are not guaranteed if V<sub>PP</sub> falls outside of a valid V<sub>PPH1/2/3</sub> range, V<sub>CC</sub> falls outside of a valid V<sub>CC1/2/3/4</sub> range, or RP# $\neq$ V<sub>IH</sub> or V<sub>HH</sub>. If V<sub>PP</sub> error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V<sub>IL</sub> during block erase or word write, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to V<sub>IL</sub> clear the status register.

The CUI latches commands issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after  $V_{CC}$  transitions below  $V_{LKO}$ .

After block erase or word write, even after  $V_{PP}$  transitions down to  $V_{PPLK}$ , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

### 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure or word writing during power transitions. Upon power-up, the device is indifferent as to which power supply ( $V_{PP}$  or  $V_{CC}$ ) powers-up

first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

WP# provide additional protection from inadvertent code or data alteration. The device is disabled while  $RP#=V_{II}$  regardless of its control inputs state.

#### 5.7 **Power Dissipation**

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to  $V_{IL}$ standby or sleep modes. If access is again needed, the devices can be read following the  $t_{PHQV}$  and  $t_{PHWL}$  wake-up cycles required after RP# is first raised to  $V_{IH}$ . See AC Characteristics- Read Only and Write Operations and Figures 13, 14 and 15 for more information.

## 6 ELECTRICAL SPECIFICATIONS

### 6.1 Absolute Maximum Ratings\*

Commercial Operating Temperature During Read, Block Erase and Word Write .....-40°C to +85°C<sup>(1)</sup> Temperature under Bias.....-40°C to +85°C

Storage Temperature.....-65°C to +125°C

Voltage On Any Pin (except V<sub>CC</sub>, V<sub>PP</sub>, and RP#)......-2.0V to +7.0V<sup>(2)</sup>

 $V_{CC}$  Supply Voltage .....-2.0V to +7.0V<sup>(2)</sup>

V<sub>PP</sub> Update Voltage during Block Erase and Word Write . -2.0V to +14.0V<sup>(2,3)</sup>

RP# Voltage ...... -2.0V to +14.0V<sup>(2,3)</sup>

Output Short Circuit Current ...... 100mA<sup>(4)</sup>

**NOTICE:** This datasheet contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local SHARP Sales office that you have the latest datasheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- Operating temperature is for commercial product defined by this specification.
- All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V<sub>CC</sub> is V<sub>CC</sub>+0.5V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.</li>
- 3. Maximum DC voltage on V<sub>PP</sub> and RP# may overshoot to +14.0V for periods <20ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

### 6.2 Operating Conditions

Temperature and V <sub>CC</sub> Operating Conditions								
Symbol	Parameter	Min.	Max.	Unit	Test Condition			
Τ <sub>Δ</sub>	Operating Temperature	-40	+85	°C	Ambient Temperature			
V <sub>CC1</sub>	V <sub>CC</sub> Supply Voltage (2.7V-3.6V)	2.7	3.6	V				
V <sub>CC2</sub>	V <sub>CC</sub> Supply Voltage (3.3V±0.3V)	3.0	3.6	V				
V <sub>CC3</sub>	V <sub>CC</sub> Supply Voltage (5V±0.25V)	4.75	5.25	V				
V <sub>CC4</sub>	V <sub>CC</sub> Supply Voltage (5V±0.5V)	4.50	5.50	V				

## 6.2.1 CAPACITANCE<sup>(1)</sup>

T <sub>A</sub> =+25°C, f=1MHz								
Symbol	Parameter	Typ.	Max.	Unit	Condition			
C <sub>IN</sub>	Input Capacitance	7	10 -	pF	V <sub>IN</sub> =0.0V			
COUT	Output Capacitance	9	12	pF	V <sub>OUT</sub> =0.0V			
NOTE								

NOTE:

1. Sampled, not 100% tested.

LHF80B25



# 6.2.3 DC CHARACTERISTICS

		Τ	Vcc=2	7V-3.6V	Voo=5	V±0.5V		Test
Sym.	Parameter	Notes	Typ.	Max.	Typ.	Max.	Unit	Conditions
LI	Input Load Current	1		±0.5		±1	μA	V <sub>CC</sub> =V <sub>CC</sub> Max, V <sub>IN</sub> =V <sub>CC</sub> or GND
LO	Output Leakage Current	1		±0.5		±10	μA	V <sub>CC</sub> =V <sub>CC</sub> Max, V <sub>OUT</sub> =V <sub>CC</sub> or GND
lccs	V <sub>CC</sub> Standby Current	1,3,6	25	50	30	100	μА	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max CE#=RP#=V <sub>CC</sub> ±0.2V
			0.2	2	0.4	2	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max CE#=RP#=V <sub>IH</sub>
CCD	V <sub>CC</sub> Deep Power-Down Current	1	4	20		20	μΑ	RP#=GND±0.2V I <sub>OUT</sub> (RY/BY#)=0mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,5,6	15	25		50	mA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max, CE#=GNI f=5MHz(3.3V, 2.7V), 8MHz(5V) I <sub>OUT</sub> =0mA
				30	-	65	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max, CE#=GNI f=5MHz(3.3V, 2.7V), 8MHz(5V) I <sub>OUT</sub> =0mA
ccw	V <sub>CC</sub> Word Write	1,7	5	17			mA	V <sub>PP</sub> =2.7V-3.6V
001	Current		5	17		35	mA	V <sub>PP</sub> =4.5V-5.5V
			5	12		30	mA	V <sub>PP</sub> =11.4V-12.6V
CCE	V <sub>CC</sub> Block Erase	1,7	4	17	—	_	mA	V <sub>PP</sub> =2.7V-3.6V
	Current		4	17		30	mA	V <sub>PP</sub> =4.5V-5.5V
			4	12		25	mA	V <sub>PP</sub> =11.4V-12.6V
CCWS	V <sub>CC</sub> Word Write or Block Erase Suspend Current	1,2	1	6	1	10	mA	CE#=V <sub>IH</sub>
PPS	V <sub>PP</sub> Standby or Read	1	±2	±15	±2	±15	μA	V <sub>PP</sub> ≤V <sub>CC</sub>
PPR	Current		10	200	10	200	μA	V <sub>PP</sub> >V <sub>CC</sub>
PPD	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	0.1	5	μA	RP#=GND±0.2V
PPW	V <sub>PP</sub> Word Write	1,7	12	40			mA	V <sub>PP</sub> =2.7V-3.6V
	Current			40		40	mA	V <sub>PP</sub> =4.5V-5.5V
				30		30	mA	V <sub>PP</sub> =11.4V-12.6V
PPE	V <sub>PP</sub> Block Erase	1,7	8	25			mA	V <sub>PP</sub> =2.7V-3.6V
	Current			25		25	mA	V <sub>PP</sub> =4.5V-5.5V
				20		20	mA	V <sub>PP</sub> =11.4V-12.6V
PPWS	V <sub>PP</sub> Word Write or Block Erase Suspend Current	1	10	200	10	200	μA	V <sub>PP</sub> =V <sub>PPH1/2/3</sub>

			V <sub>CC</sub> =2.	7V-3.6V	V <sub>CC</sub> =5	V±0.5V		
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	7	-0.5	0.8 .	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> <sup>•</sup> +0.5	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,7		0.4		0.45	v	V <sub>CC</sub> =V <sub>CC</sub> Min, I <sub>OL</sub> =5.8mA(5V) I <sub>OL</sub> =2.0mA(2.7V,3.3V)
V <sub>OH1</sub>	Output High Voltage (TTL)	3,7	2.4		2.4		v	V <sub>CC</sub> =V <sub>CC</sub> Min, I <sub>OH</sub> =-2.5mA(5V) I <sub>OH</sub> =-2.0mA(2.7V,3.3V)
V <sub>OH2</sub>	Output High Voltage (CMOS)	3,7	0.85 V <sub>CC</sub>		0.85 V <sub>CC</sub>		V	V <sub>CC</sub> =V <sub>CC</sub> Min, I <sub>DH</sub> =-2.5mA
			V <sub>CC</sub> -0.4		V <sub>CC</sub> -0.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min, I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	4,7		1.5		1.5	v	
V <sub>PPH1</sub>	Block Erase Operations		2.7	3.6			V ·	
V <sub>PPH2</sub>	V <sub>PP</sub> during Word Write or Block Erase Operations		4.5	5.5	4.5	5.5	v	
V <sub>PPH3</sub>			11.4	12.6	11.4	12.6	v	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		2.0		2.0		V	
V <sub>HH</sub>	RP# Unlock Voltage	8, <del>9</del>	11.4	12.6	11.4	12.6	V	Unavailable WP#

NOTES:

All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub> voltage and T<sub>A</sub>=+25°C. These currents are valid for all product versions (packages and speeds).

 I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or word written while in erase suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>, respectively.

3. Includes RY/BY#.

4. Block erases and word writes are inhibited when V<sub>PP</sub>≤V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPLK</sub>(max) and V<sub>PPH1</sub>(min), between V<sub>PPH2</sub>(min), between V<sub>PPH2</sub>(min), and above V<sub>PPH3</sub>(max).

 Automatic Power Savings (APS) reduces typical I<sub>CCR</sub> to 1mA at 5V V<sub>CC</sub> and 3mA at 2.7V and 3.3V V<sub>CC</sub> in static operation.

6. CMOS inputs are either V<sub>CC</sub>±0.2V or GND±0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.

7. Sampled, not 100% tested.

 Boot block erases and word writes are inhibited when the corresponding RP#=V<sub>IH</sub> or WP#=V<sub>IL</sub>. Block erase and word write operations are not guaranteed with V<sub>CC</sub><2.7V or V<sub>IH</sub><RP#<V<sub>HH</sub> and should not be attempted.

9. RP# connection to a V<sub>HH</sub> supply is allowed for a maximum cumulative period of 80 hours.

# 6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS<sup>(1)</sup>

	Versions <sup>(4)</sup>		LH28F800		
Sym.	Parameter	Notes	Min.	Max.	Unit
AVAV	Read Cycle Time		120		ns
AVOV	Address to Output Delay			120	ns
ELQV	CE# to Output Delay	2		120	ns
PHOV	RP# High to Output Delay			600	ns
GLOV	OE# to Output Delay	2		50	ns
ELOX	CE# to Output in Low Z	3	0		ns
EHOZ	CE# High to Output in High Z	3		55	ns
GLOX	OE# to Output in Low Z	3	0		ns
GHOZ	OE# High to Output in High Z	3		20	ns
он	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns

NOTE:

See 5.0V  $\rm V_{CC}$  Read-Only Operations for notes 1 through 4.

	V <sub>CC</sub> =3.3V±0.3V, T <sub>A</sub> =-40	°C to +85°C			
	Versions <sup>(4)</sup>		LH28F800		
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		100		ns
t <sub>AVOV</sub>	Address to Output Delay			100	ns
t <sub>ELOV</sub>	CE# to Output Delay	2		100	ns
t <sub>PHOV</sub>	RP# High to Output Delay			600	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		50	ns
tELOX	CE# to Output in Low Z	3	0		ns
t <sub>EHOZ</sub>	CE# High to Output in High Z	3		55	ns
t <sub>GLOX</sub>	OE# to Output in Low Z	3	0		ns
t <sub>GHQZ</sub>	OE# High to Output in High Z	3		20	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns

NOTE:

•.

See 5.0V V<sub>CC</sub> Read-Only Operations for notes 1 through 4.

	v	<sub>CC</sub> ±0.25V		300BGH- 5 <sup>(5)</sup>			
Versions <sup>(4)</sup>		/ <sub>CC</sub> ±0.5V				800BGH- 0 <sup>(6)</sup>	
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t <sub>avav</sub>	Read Cycle Time		85		90		ns
t <sub>AVOV</sub>	Address to Output Delay			85		90	ns
ELOV	CE# to Output Delay	2		85		90	ns
t <sub>PHOV</sub>	RP# High to Output Delay			400		400	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		40		45	ns
ELOX	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# High to Output in High Z	3		55		55	ns
GLOX	OE# to Output in Low Z	3	0		0		ns
t <sub>GHOZ</sub>	OE# High to Output in High Z	3		10		10	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs Firs	t 3	0		0		ns

NOTES:

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. OE# may be delayed up to t<sub>ELQV</sub>-t<sub>GLQV</sub> after the falling edge of CE# without impact on t<sub>ELQV</sub>.

3. Sampled, not 100% tested.

4. See Ordering Information for device speeds (valid operational combinations).

5. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.

 See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

.

LHF80B25



# 6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS(1)

	V <sub>CC</sub> =2.7V-3.6V, T <sub>A</sub> =-4 Versions <sup>(5)</sup>		LH28F800	BGH-L120	
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>avav</sub>	Write Cycle Time		120		ns
t <sub>eHWL</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWI</sub>	CE# Setup to WE# Going Low		10		ns
twi wh	WE# Pulse Width		50		ns
t <sub>ennwn</sub>	RP#V <sub>HH</sub> Setup to WE# Going High	2	100		ns
t <sub>SHWH</sub>	WP#V <sub>IH</sub> Setup to WE# Going High	2	100		ns
t <sub>VPWH</sub> ~	V <sub>PP</sub> Setup to WE# Going High	2	100		ns
t <sub>avwh</sub>	Address Setup to WE# Going High	3	50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	3	50		ns
twHDX	Data Hold from WE# High		5		ns
WHAX	Address Hold from WE# High		5		ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10		ns
twHwi	WE# Pulse Width High		30		ns
WHRI	WE# High to RY/BY# Going Low			100	ns
WHGI	Write Recovery before Read		0		ns
	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
OVPH	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
QVSI	WP# V <sub>IH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns

**NOTE:** See 5.0V V<sub>CC</sub> AC Characteristics - Write Operations for notes 1 through 5.

	Versions <sup>(5)</sup>		LH28F800	BGH-L100	
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>avav</sub>	Write Cycle Time		100		ns
t <sub>PHWI</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10		ns
twi wh	WE# Pulse Width		50	*	ns
t <sub>PHHWH</sub>	RP# V <sub>HH</sub> Setup to WE# Going High	2	100		ns
t <sub>shwh</sub>	WP#V <sub>IH</sub> Setup to WE# Going High	2	100		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	2	100		ns
t <sub>avwh</sub>	Address Setup to WE# Going High	3	50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	3	50		ns
twHDX	Data Hold from WE# High		5		ns
t <sub>WHAX</sub>	Address Hold from WE# High		5		ns
WHEH	CE# Hold from WE# High		10		ns
WHWL	WE# Pulse Width High		30		ns
WHRI	WE# High to RY/BY# Going Low			100	ns
WHGL	Write Recovery before Read		0		ns
	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
OVPH	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
lovsi	WP# VIH Hold from Valid SRD, RY/BY# High	2,4	0		ns

NOTE:

See 5.0V  $V_{CC}$  AC Characteristics - Write Operations for notes for notes 1 through 5.

		V <sub>CC</sub> ±0.25V		00BGH- 5 <sup>(6)</sup>			
	Versions <sup>(5)</sup>	V <sub>CC</sub> ±0.5V			LH28F800BGH- L90 <sup>(7)</sup>		
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		85		90		ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low	2	. 1		1	-	μs
	CE# Setup to WE# Going Low		10		10		ns
t <sub>WLWH</sub>	WE# Pulse Width		40		40		ns
t <sub>PHHWH</sub>	RP# V <sub>HH</sub> Setup to WE# Going High	ר 1	100		100		ns
tSHWH	WP#VIH Setup to WE# Going High		100		100		ns
L VBMH	V <sub>PP</sub> Setup to WE# Going High	2	100		100		ns
t <sub>avwh</sub>	Address Setup to WE# Going High	3	40		40		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	3	40		40		ns
twHDX	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High		5		5		ns
twhen	CE# Hold from WE# High		10		10		ns
t <sub>wHWI</sub>	WE# Pulse Width High		30		30		ns
t <sub>WHBI</sub>	WE# High to RY/BY# Going Low			90		90	ns
t <sub>wHGI</sub>	Write Recovery before Read		0		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t <sub>avsl</sub>	WP# V <sub>IH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

NOTES:

1. Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. Sampled, not 100% tested.

Befer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase or word write.
 V<sub>PP</sub> should be held at V<sub>PPH1/2/3</sub> (and if necessary RP# should be held at V<sub>HH</sub>) until determination of block erase or word write success (SR.1/3/4/5=0).

5. See Ordering Information for device speeds (valid operational combinations).

6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Seed Configuration) for testing characteristics.

7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LHF80B25



# 6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES<sup>(1)</sup>

V <sub>CC</sub> =2.7V-3.6V, T <sub>A</sub> =-40°C to +85°C	$V_{\rm CC}=2.7$	7V-3.(	6V,	T <sub>A</sub> =-40	°C to	+85°C
--	------------------	--------	-----	---------------------	-------	-------

Versions <sup>(5)</sup>			LH28F800BGH-L120		
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		120		ns
t <sub>PHFI</sub>	RP# High Recovery to CE# Going Low	2	1		μs
twi Fi	WE# Setup to CE# Going Low		0		ns
t <sub>FI FH</sub>	CE# Pulse Width		70		ns
еннен	RP#V <sub>HH</sub> Setup to CE# Going High	2	100		ns
t <sub>SHEH</sub>	WP#VIH Setup to CE# Going High	2	100		ns
t <sub>VPFH</sub>	V <sub>PP</sub> Setup to CE# Going High	2	100		ns
	Address Setup to CE# Going High	3	50		ns
	Data Setup to CE# Going High	3	50		ns
	Data Hold from CE# High		5		ns
t <sub>EHAX</sub>	Address Hold from CE# High		5		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHFI</sub>	CE# Pulse Width High		25		ns
t <sub>EHBI</sub>	CE# High to RY/BY# Going Low			100	ns
EHGI	Write Recovery before Read		0		ns
tovvi	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
t <sub>OVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
tovsi	WP# VIH Hold from Valid SRD, RY/BY# High	2,4	0		ns

### NOTE:

See 5.0V V<sub>CC</sub> Alternative CE#-Controlled Writes for notes 1 through 5.

V <sub>CC</sub> =3.31	V±0.3V,	T_=-4	0°C to	+85°C

Versions <sup>(5)</sup>		LH28F800BGH-L100			
Sym.	Parameter	Notes	Min.	Max.	Unit
tAVAV	Write Cycle Time		100		ns
t <sub>PHFI</sub>	RP# High Recovery to CE# Going Low	2	1		μs
tWLEL	WE# Setup to CE# Going Low		0		ns
t <sub>ELEH</sub>	CE# Pulse Width		70		ns
t <sub>PHHEH</sub>	RP# V <sub>HH</sub> Setup to CE# Going High	2	100		ns
t <sub>SHEH</sub>	WP#VIH Setup to CE# Going High	2	100		ns
tVPEH	V <sub>PP</sub> Setup to CE# Going High	2	100		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	3	50		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	3	50		ns
t <sub>EHDX</sub>	Data Hold from CE# High		5		ns
t <sub>EHAX</sub>	Address Hold from CE# High		5		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHEI</sub>	CE# Pulse Width High		25		ns
t <sub>EHRI</sub>	CE# High to RY/BY# Going Low			100	ns
t <sub>EHGI</sub>	Write Recovery before Read		0		ns
tovvi	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
t <sub>OVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		ns
tovsi	WP# VIH Hold from Valid SRD, RY/BY# High	2,4	0		ns

NOTE:

See 5V  $V_{CC}$  Alternative CE#-Controlled Writes for Notes 1 through 5.

	v <sub>c</sub>	<sub>C</sub> ±0.25V		00BGH- 5 <sup>(6)</sup>			
Versions <sup>(5)</sup>		<sub>CC</sub> ±0.5V			LH28F800BGH- L90 <sup>(7)</sup>		
Sym.	Parameter	Notes	Min.	Max.	Min. Max.	Max.	Unit
t <sub>avav</sub>	Write Cycle Time		85		90		ns
t <sub>PHF1</sub>	RP# High Recovery to CE# Going Low	/ 2	1		1		μs
	WE# Setup to CE# Going Low		0		0		ns
t <sub>ELEH</sub>	CE# Pulse Width		50		50		ns
t <sub>PHHEH</sub>	RP# V <sub>HH</sub> Setup to CE# Going High	2	100		100		ns
t <sub>SHEH</sub>	WP# VIH Setup to CE# Going High	2	100		100		ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	2	100		100		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	3	40		40		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	3	40		40		ns
t <sub>EHDX</sub>	Data Hold from CE# High		5		5		ns
t <sub>ehax</sub>	Address Hold from CE# High		5		5		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0	l	0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		25		-25		ns
t <sub>EHRI</sub>	CE# High to RY/BY# Going Low			90		90	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		0		ns
<sup>t</sup> avvl	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,4	0		0	 	ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High	2,4	. 0		0		ns
<sup>t</sup> avsl	WP# V <sub>IH</sub> Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

NOTES:

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.

2. Sampled, not 100% tested.

Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase or word write.
 V<sub>PP</sub> should be held at V<sub>PPH1/2/3</sub> (and if necessary RP# should be held at V<sub>HH</sub>) until determination of block erase or word write success (SR.1/3/4/5=0).

5. See Ordering Information for device speeds (valid operational combinations).

6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Seed Configuration) for testing characteristics.

7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LHF80B25


# SHARP

LHF80B25



			V <sub>CC</sub> =2.	V <sub>CC</sub> =2.7V-3.6V		0V-3.6V	V <sub>CC</sub> =4.5V-5.5V		
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>PLPH</sub>	RP# Pulse Low Time (If RP# is tied to V <sub>CC</sub> , this specification is not applicable)		100		100		100		ns
t <sub>PLRH</sub>	RP# Low to Reset during Block Erase or Word Write	2,3		22		20		12	μs
t <sub>235VPH</sub>	$V_{CC}$ 2.7V to RP# High $V_{CC}$ 3.0V to RP# High $V_{CC}$ 4.5V to RP# High	4	100		100		100		ns

NOTES:

1. These specifications are valid for all product versions (packages and speeds).

- 2. If RP# is asserted while a block erase or word write operation is not executing, the reset will complete within 100ns.
- A reset time, t<sub>PHQV</sub>, is required from the later of RY/BY# or RP# going high until outputs are valid.
   When the device power-up, holding RP# low minimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

# 6.2.8 BLOCK ERASE AND WORD WRITE PERFORMANCE<sup>(3,4)</sup>

			V <sub>c</sub>	c=2.7۱	/-3.6V, <sup>-</sup>	Γ <sub>Δ</sub> =-40°	°C to +	85°C					
				VPF	=2.7V-3	3.6V		=4.5V-	5.5V	V <sub>PP</sub> =	-11.4V-1	2.6V	
_Sym.	Paran	neter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Unit
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Word Write Time	32K word Block	2		44.6			17.7			12.6		μs
		4K word Block	2	·	45.9			26.1			24.5		μs
Block Write Time		32K word Block	2		1.46			0.58			0.42		S
	-	4K word Block	2		0.19			0.11			0.11		s
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	32K word Block	2		1.14			0.61			0.51		S
		4K word Block	2		0.38			0.32			0.31		s
t <sub>WHRH1</sub> t <sub>EHRH1</sub>	Word Write S Latency Time				7	8		6	8		6	7	μs
t <sub>WHRH2</sub> t <sub>EHBH2</sub>	Erase Susper Time to Read				18	22		11	14		11	14	μs

NOTE:

See 5V  $V_{CC}$  Block Erase and Word Write Performance for Notes 1 through 4.

### $V_{CC}=3.3V\pm0.3V$ , $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

				V <sub>PP</sub> =3.0V-3.6V			V <sub>PP</sub> =4.5V-5.5V			V <sub>PP</sub> =11.4V-12.6V			1
Sym.	Parameter		Notes	s Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Unit
<sup>t</sup> WHQV1 <sup>t</sup> EHQV1	Word Write Time	32K word Block	2		44			17.3			12.3		μs
		4K word Block	2		45			25.6			24		μs
Block Write Time	32K word Block	2		1.44			0.57			0.41		s	
		4K word Block	2		0.19			0.11			0.1		s
	Block Erase Time	32K word Block	2		1.11			0.59			0.5		s
		4K word Block	2		0.37			0.31			0.3		S
	Word Write S Latency Time				6	7		5	7		5	6	μs
	Erase Susper Time to Read	-			16.2	20		9.6	12		9.6	12	μs

NOTE:

See 5V  $V_{CC}$  Block Erase and Word Write Performance for Notes 1 through 4.

				V <sub>P</sub>	p=4.5V-5	.5V		=11.4V-1	2.6V	
Sym.	Parar	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
twHQV1	Word Write Time	32K word Block	2		12.2			8.4		μs
t <sub>EHOV1</sub>		4K word Block	2		18.3			17		μs
	Block Write Time	32K word Block	2		0.4			0.28		S
		4K word Block	2		0.08			0.07		s
twHQV2	Block Erase Time	32K word Block	2		0.46			0.39		s
tEHOV2		4K word Block	2		0.26			0.25		S
twHRH1	Word Write Suspend Read			5	6		4	5	μs	
twhRH2	Erase Suspend Late			9.6	12		9.6	12	μs	

Typical values measured at T<sub>A</sub>=+25°C and nominal voltages. Subject to change based on device characterization.

Excludes system-level overhead.
 These performance numbers are valid for all speed versions.
 Sampled but not 100% tested.

# SHARP

### LHF80B25



		Valid Operational Combinations							
		V <sub>CC</sub> =2.7V-3.6V 50pF load,	V <sub>CC</sub> =3.3V±0.3V 50pF load,	V <sub>CC</sub> =5V±0.5V 100pF load,	V <sub>CC</sub> =5V±0.25V 30pF load,				
Option	Order Code	1.35V I/O Levels	1.5V I/O Levels	TTL I/O Levels	1.5V I/O Levels				
1	LH28F800BGHE- TL85	LH28F800BGH- L120	LH28F800BGH- L100	LH28F800BGH-L90	LH28F800BGH-L85				



SHAR 4. Packing Specification (Embossed Carrier Taping Specification) This standard apply to the embossed carrier taping specification for ICs to be delivered from SHARP CORPORATION. SHARP's embossed carrier taping specification are generally based on those set forth by the Japanese Industrial Standard JIS C 0806 and the EIA481A. 4-1. Tape Structure · Embossed carrier tape is made of conductive plastic. The embossed portions of the carrier tape are filled with IC packages and covered with a top covering tape to enclose them. 4-2. Taping Reel and Embossed Carrier Tape Size · For the taping reel and embossed carrier tape sizes, refer to the attached - drawings (NO.CV758 and CV521) 4-3. IC Package Enclosure in Embossed Carrier Tape • The IC package enclosure direction in the embossed portion as it compares to the direction in which the tape is pulled is indicated by an index mark on package (Index mark indicate the NO.1 pin on package) in the attached drawing (NO. CV522). 4-4. Missing IC Packages inside Embossed Carrier Tape • The number of missing IC packages inside the embossed carrier tape should not exceed 0.1% of the total enclosed in the tape per reel, or 1, Whichever may be larger. There should never be more than two consecutive missing IC package. 4-5. Tape Joints • The embossed carrier tape should not have more than one joint per reel.

4-6. Peeling Strength of the Top Covering Tape

• Peeling strength must meet the following conditions.

- 1) Peeling angle
  - at 165° to 180°
- 2) Peeling speed
- at 300mm/min.
- 3) Peeling strength

at 0.2 to 0.7N(20 to 70gf)



#### 4-7. Packing

• The top covering tape (leader side) at the leading edge of the embossed carrier tape, and the trailing edge of the embossed carrier tape, shall be held in place with paper adhesive tape exceeding 30mm in length.

- The leading and trailing edges of the embossed carrier tape shall be left empty (with embossed portions not filled with IC packages), in the attached drawing (NO. CV522).
- The number of IC packages enclosed in the embossed carrier tape per reel shall, in principle, be as listed below.

Package Type	Number of IC Packages/Reel
SOP14-P-225	2,500 pcs
SOP16-P-225	2,500 pcs
SOP24-P-450	1,500 pcs
SOP28-P-450	1,000 pcs
SOP32-P-525	1,000 pcs
SOP44-P-600	750 pcs
TSOP48-P-1220	1,000 pcs

4-8. Indications

• The following shall be indicated on the taping reel and the packing case. 1)Part Numger (Product Name)

2)Storage Quantity

3) Production Date

4) Manufacture's Name (SHARP)

4-9. Protection While in Transit

Embossed carrier tape should be free from deformed IC leads and deterioration in electrical characteristics.

5. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages. Please conform to the following conditions concerning the storage and opening of dry packing.

5-1.	<ul> <li>Store under conditions shown below before opening the dry packing</li> <li>(1) Temperature range : 5~40℃</li> <li>(2) Humidity : 80% RH or less</li> </ul>
5-2.	Notes on opening the dry packing Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
5-3.	<ul> <li>Storage after opening the dry packing</li> <li>Perform the following to prevent absorption of moisture after opening.</li> <li>(1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25°C and a relative humidity of 60% or less and mount ICs within 3 days after opening dry packing.</li> <li>(2) To re-store the ICs for an extended period of time within 3 days after opening the dry packing, use a dry box or re-seal the ICs in the dry packing with desiccant (whoes indicater is blue), and store in an environment with a temperature of 5~40°C and a relative humidity of 80% or less, and mount ICs within 2 weeks.</li> </ul>
	(3) Total period of storage after first opening and re-opening is within 3 days, and store the ICs in the same environment as section 5-3.(1).   First opening← X <sub>1</sub> → re-sealing← Y → re-opening← X <sub>2</sub> → mounting   ICs in dry   5~25°C   b   5~40°C   5~25°C   60% RH or less   80% RH or less   X <sub>1</sub> + X <sub>2</sub> : within 3 days   Y : within 2 weeks
- ,	
	<ul> <li>Baking (drying) before mounting <ol> <li>Baking is necessary</li> <li>If the humidity indicator in the desiccant becomes pink</li> <li>If the procedure in section 5-3 could not be performed</li> </ol> </li> <li>Recommended baking conditions <ol> <li>the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 16~24 hours at 120°C or 5~10 hours at 150°C. Note that the embossed carrier tape can not be baked at the above temperature. Please transfar ICs to heat resistant carrier.</li> </ol> </li> <li>Storage after baking <ul> <li>After baking ICs, store the ICs in the same environment as section 5-3.(1).</li> </ul> </li> </ul>
	-







.

SHARP

Ð

14.0 -8:3











Flash, Non Volatile, ETOX, Boot Block, Smart Voltage, 8 Mbit, LH28F800BGHE-TL85