REFERENCE

PRODUCT PREVIEW Rev. 0.95

LH28F400BG-L85/12 4M-BIT (256KB x 16) SmartVoltage Flash MEMORY

- SmartVoltage Technology

 - 2.7V, 3.3V or 5V V_{CC} 2.7V, 3.3V, 5V or 12V V_{PP}
- High-Performance Access Time $85:85ns(5V\pm0.25V)$, $90ns(5V\pm0.5V)$, 100ns(3.3V±0.3V), 120ns(2.7V-3.6V) 12:120ns($5V\pm0.5V$), $130ns(3.3V\pm0.3V)$, 150ns(2.7V-3.6V)
- Enhanced Data Protection Features
 - Absolute Protection with V_{PP}=GND
 - Block Erase/Word Write Lockout during Power Transitions
 - Boot Blocks Protection with WP#=VII
- Optimized Array Blocking Architecture
 - Two 4k-word Boot Blocks
 - Six 4k-word Parameter Blocks
 - Seven 32k-word Main Blocks
 - Top or Bottom Boot Locations
- Automated Word Write and Block Erase
 - Command User Interface
 - Status Register

- Extended Cycling Capability
 - 100,000 Block Erase Cycles
- Enhanced Automated Suspend Options
 - Word Write Suspend to Read
 - -- Block Erase Suspend to Word Write
 - Block Erase Suspend to Read
- Low Power Management
 - Deep Power-Down Mode
 - Automatic Power Savings Mode Decreases I_{CC} in Static Mode
- Industry-Standard Packaging
 - 48-Lead TSOP
 - 44-Lead PSOP
- Chip Size Packaging
 - 48-Ball CSP
- SRAM-Compatible Write Interface
- **ETOX**^{TM*} V Nonvolatile Flash Technology
- Not designed or rated as radiation hardened

SHARP's LH28F400BG-L85/12 Flash memory with SmartVoltage technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. LH28F400BG-L85/12 can operate at V_{CC}=2.7V and V_{PP}=2.7V. Its low voltage operation capability realize battery life and suits for cellular phone application.

Its Boot, Parameter and Main-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F400BG-L85/12 offers two levels of protection: absolute protection with V_{PP} at GND, selective hardware boot block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F400BG-L85/12 is manufactured on SHARP's 0.4µm ETOXTM V process technology. It comes in industry-standard packages: the 48-lead TSOP and chip size package: the 48-ball CSP, ideal for board constrained applications, and the rugged 44-lead PSOP.

*ETOX is a trademark of Intel Corporation.



- •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
- (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - •Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

PAGE	: PAGE
1 INTRODUCTION 4	5 DESIGN CONSIDERATIONS23
1.1 New Features4	5.1 Three-Line Output Control23
1.2 Product Overview4	5.2 RY/BY# and Block Erase and Word Write
	Polling23
PRINCIPLES OF OPERATION9	5.3 Power Supply Decoupling23
2.1 Data Protection9	5.4 V _{PP} Trace on Printed Circuit Boards23
	5.5 V _{CC} , V _{PP} , RP# Transitions24
BUS OPERATION11	5.6 Power-Up/Down Protection24
3.1 Read 11	5.7 Power Dissipation24
3.2 Output Disable	
3.3 Standby11	6 ELECTRICAL SPECIFICATIONS25
3.4 Deep Power-Down 11	6 1 Absolute Maximum Ratings25
3.5 Read Identifier Codes Operation 12	6.2 Operating Conditions25
3.6 Write	6.2.1 Capacitance25
	6.2.2 AC Input/Output Test Conditions26
4 COMMAND DEFINITIONS 12	6.2.3 DC Characteristics27
4.1 Read Array Command 15	6.2.4 AC Characteristics - Read-Only Operations .29
4.2 Read Identifier Codes Command	6.2.5 AC Characteristics - Write Operations32
4.3 Read Status Register Command	6.2.6 Alternative CE#-Controlled Writes35
4.4 Clear Status Register Command	6.2.7 Reset Operations38
4.5 Block Erase Command	6.2.8 Block Erase and Word Write Configuration
4.6 Word Write Command	Performance39
4.7 Block Erase Suspend Command	
4.8 Word Write Suspend Command	7 ADDITIONAL INFORMATION41
	7.1 Ordering Information41



1 INTRODUCTION

This datasheet contains LH28F400BG-L85/12 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

1.1 New Features

Key enhancements of LH28F400BG-L85/12 SmartVoltage Flash memory are:

- SmartVoltage Technology
- Enhanced Suspend Capabilities
- Boot Block Architecture

Please note following important differences:

- V_{PPLK} has been lowered to 1.5V to support 2.7V, 3.3V and 5V block erase and word write operations. Designs that switch V_{PP} off during read operations should make sure that the V_{PP} voltage transitions to GND.
- To take advantage of SmartVoltage technology, allow V_{PP} connection to 2.7V, 3.3V or 5V.

1.2 Product Overview

The LH28F400BG-L85/12 is a high-performance 4-Mbit SmartVoltage Flash memory organized as 256K-word of 16 bits. The 256K-word of data is arranged in two 4K-word boot blocks, six 4K-word parameter blocks and seven 32K-word main blocks which are individually erasable in-system. The memory map is shown in Figure 5.

SmartVoltage technology provides a choice of V_{CC} and V_{PP} combinations, as shown in Table 1, to meet system performance and power expectations. 2.7V V_{CC} consumes approximately one-fifth the power of 5V V_{CC} . But, 5V V_{CC} provides the highest read performance. V_{PP} at 2.7, 3.3V and 5V eliminates the

need for a separate 12V converter, while V_{PP} =12V maximizes block erase and word write performance. In addition to flexible erase and program voltages, the dedicated V_{PP} pin gives complete data protection when $V_{PP} \le V_{PPLK}$.

Table 1. V_{CC} and V_{PP} Voltage Combinations Offered by SmartVoltage Technology

V _{CC} Voltage	V _{PP} Voltage
2.7V	2.7V, 3.3V, 5V, 12V
3.3V	3.3V, 5V, 12V
5V	5V, 12V

Internal V_{CC} and V_{PP} detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and word write operations.

A block erase operation erases one of the device's 32K-word blocks typically within 0.39sec (5V V_{CC} , 12V V_{PP}), 4K-word blocks typically within 0.25sec (5V V_{CC} , 12V V_{PP}) independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word increments of the device's 32K-word blocks typically within 8.4 μ s (5V V_{CC}, 12V V_{PP}), 4K-word blocks typically within 17 μ s (5V V_{CC}, 12V V_{PP}). Word write suspend mode enables the system to read data or execute code from any other flash memory array location.



The boot blocks can be locked for the WP# pin. Block erase or word write for boot block must not be carried out by WP# to Low and RP# to $V_{\rm IH}$.

The status register indicates when the WSM's block erase or word write operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase or word write. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and word write is inactive), word write is suspended, or the device is in deep power-down mode.

The access time is 85 ns (t_{AVAV}) over the commercial temperature range (0°C to +70°C) and V_{CC} supply voltage range of 4.75V-5.25V. At lower V_{CC} voltages, the access times are 90 ns or 120 ns (4.5V-5.5V), 100 ns or 130 ns (3.0V-3.6V), 120 ns or 150 ns (2.7V-3.0V).

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical I_{CCR} current is 1 mA at 5V V_{CC}.

When CE# and RP# pins are at V_{CC} , the I_{CC} CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t_{PHQV}) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (t_{PHEL}) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 48-lead TSOP (Thin Small Outline Package, 1.2 mm thick), 48-ball CSP (Chip Size Package) and 44-lead PSOP (Plastic Small Outline Package). Pinouts are shown in Figures 2, 3 and 4.




Figure 1. Block Diagram



Table 2. Pin Descriptions

Symbol	Туре	Name and Function
		ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses
A ₀ -A ₁₇	INPUT	are internally latched during a write cycle.
		DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs
DO -DO	INPUT/	data during memory array, status register and identifier code read cycles. Data pins float
DQ ₀ -DQ ₁₅	OUTPUT	to high-impedance when the chip is deselected or outputs are disabled. Data is internally
		latched during a write cycle.
		CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense
CE#	INPUT	amplifiers. CE#-high deselects the device and reduces power consumption to standby
		levels.
		RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets
		internal automation. RP#-high enables normal operation. When driven low, RP# inhibits
RP#	INPUT	write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. With RP#=V _{HH} , block erase or word
		write can operate to all blocks without WP# state. Block erase or word write with
		V _{IH} <rp#<v<sub>HH produce spurious results and should not be attempted.</rp#<v<sub>
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
		WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are
WE#	INPUT	latched on the rising edge of the WE# pulse.
WP#	INPUT	WRITE PROTECT: Master control for boot blocks locking. When VIL, locked boot blocks
VVI #	INFO	cannot be erased and programmed.
		READY/BUSY#: Indicates the status of the internal WSM. When low, the WSM is
		performing an internal operation (block erase or word write). RY/BY#-high indicates that
RY/BY#	OUTPUT	the WSM is ready for new commands, block erase is suspended, and word write is
		inactive, word write is suspended, or the device is in deep power-down mode. RY/BY# is
		always active and does not float when the chip is deselected or data outputs are
		disabled. BLOCK ERASE AND WORD WRITE POWER SUPPLY: For erasing array blocks or
		writing words. With V _{PP} \(\text{V}_{PPLK}\), memory contents cannot be altered. Block erase and
V _{PP}	SUPPLY	word write with an invalid V _{PP} (see DC Characteristics) produce spurious results and
		should not be attempted.
		DEVICE POWER SUPPLY: Internal detection configures the device for 2.7V, 3.3V or 5V
		operation. To switch from one voltage to another, ramp V _{CC} down to GND and then ramp
V _{cc}	SUPPLY	V _{CC} to the new voltage. Do not float any power pins. With V _{CC} ≤V _{LKO} , all write attempts
		to the flash memory are inhibited. Device operations at invalid V _{CC} voltage (see DC
		Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.






Figure 2. TSOP 48-Lead Pinout




Figure 3. CSP 48-Ball Pinout



V _{PP}	<u> </u>		44	RP#
NC	2	O	43	WE#
A ₁₇	3		42	A ₈
A ₇	4	•	41	A9
A ₆	5		40	A ₁₀
A ₅	6		39	A ₁₁
A ₄	7		38	A ₁₂
A3	8		37	A ₁₃
A ₂	9		36	A ₁₄
A ₁	10	44-LEAD SOP	35	A ₁₅
Ao	11	STANDARD PINOUT	5	A ₁₆
CE#	12		33	NC
GND	13	TOP VIEW	32	GND
OE#	14	TOT VIEW	31	DQ15
DQ_0	15		30	DQ ₇
DQ8	16		29	DQ14
DQ ₁	17		28	DQ ₆
DQ9	18		27	DQ13
DQ_2	19		26	DQ ₅
DQ10	20		25	DQ12
DQ ₃	21		24	DQ ₄
DQ11	22		23	Vcc

Figure 4. PSOP 44-Lead Pinout



2 PRINCIPLES OF OPERATION

The LH28F400BG-L85/12 SmartVoltage Flash memory includes an on-chip WSM to manage block erase and word write functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure and word write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the V_{PP} voltage. High voltage on V_{PP} enables successful block erasure and word writing. All functions associated with altering memory contents—block erase, word write, status and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and word write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase and word write can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Word write suspend allows system software to suspend a word write to read data from any other flash memory array location.

2.1 Data Protection

Depending on the application, the system designer may choose to make the V_{PP} power supply switchable (available only when memory block erases or word writes are required) or hardwired to $V_{PPH1/2/3}$. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When V_{PP}≤V_{PPLK}, memory contents cannot be altered. The CUI, with two-step block erase or word write command sequences, provides protection from unwanted operations even when high voltage is applied to V_{PP}. All write functions are disabled when V_{CC} is below the write lockout voltage V_{LKO} or when RP# is at V_{IL}. The device's boot blocks locking capability for WP# provides additional protection from inadvertent code or data alteration by block erase and word write operations.



	Bottom Boot		Top Boot	
3FFFF 38000	32K-word Main Block	6	4K-word Boot Block	
37FFF 30000	32K-word Main Block	5	4K-word Boot Block	1
2FFFF 28000	32K-word Main Block	4	4K-word Parameter Block	C
27FFF 20000	32K-word Main Block	3	4K-word Parameter Block	1
18000	32K-word Main Block	2	4K-word Parameter Block	2
17FFF 10000	32K-word Main Block	1	4K-word Parameter Block	3
08000	32K-word Main Block	0	4K-word Parameter Block	4
07FFF 07000 06FFF	4K-word Parameter Block	5	4K-word Parameter Block	5
06000 05FFF	4K-word Parameter Block	4	32K-word Main Block	0
05000 04FFF	4K-word Parameter Block	3	32K-word Main Block	1
04000 03FFF	4K-word Parameter Block	2	32K-word Main Block	2
03000 02FFF	4K-word Parameter Block	1	32K-word Main Block	3
02000 01FFF	4K-word Parameter Block	0	32K-word Main Block	4
01000 00FFF	4K-word Boot Block	1	32K-word Main Block	5
00000	4K-word Boot Block	0	32K-word Main Block	6

Figure 5. Memory Map



3 BUS OPERATION

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes or status register independent of the V_{PP} voltage. RP# can be at either V_{IH} or V_{HH} .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE#, OE#, WE#, RP# and WP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ15) control and when active drives the selected memory data onto the I/O bus. WE# must be at $\rm V_{IH}$ and RP# must be at $\rm V_{IH}$ or $\rm V_{HH}$. Figure 15 illustrates read cycle.

3.2 Output Disable

With OE# at a logic-high level (V_{IH}), the device outputs are disabled. Output pins (DQ₀-DQ₁₅) are placed in a high-impedance state.

3.3 Standby

CE# at a logic-high level (V_{IH}) places the device in standby mode which substantially reduces device power consumption. DQ₀-DQ₁₅ outputs are placed in a high-impedance state independent of OE#. If

deselected during block erase or word write, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at V_{IL} initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time t_{PHQV} is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase or word write modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time t_{PHWL} is required after RP# goes to logic-high (V_{IH}) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or word write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.



3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code and device code (see Figure 6). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms.




Figure 6. Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When V_{CC}=V_{CC1/2/3/4} and V_{PP}=V_{PPH1/2/3}, the CU additionally controls block erasure and word write.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 16 and 17 illustrate WE# and CE# controlled write operations.

4 COMMAND DEFINITIONS

When the V_{PP} voltage $\leq V_{PPLK}$, Read operations from the status register, identifier codes, or blocks are enabled. Placing $V_{PPH1/2/3}$ on V_{PP} enables successful block erase and word write operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.



Table 3. Bus Operations

Mode	Notes	RP#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅	RY/BY#
Read	1,2,3,8	V _{IH} or V _{HH}	VIL	V _{IL}	V _{IH}	x	Х	D _{OUT}	X
Output Disable	3	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IH}	×	Х	High Z	Х
Standby	3	V _{IH} or V _{HH}	V _{IH}	Х	Х	х	Х	High Z	Х
Deep Power-Down	4	V _{II}	Χ	Х	Х	X	X	High Z	V _{OH}
Read Identifier Codes	8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	See Figure 6	Х	Note 5	V _{OH}
Write	3,6,7,8	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IL}	×	Х	D _{IN}	Х

NOTES:

- 1. Refer to DC Characteristics. When $V_{PP} \le V_{PPLK}$, memory contents can be read, but not altered.
- 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH1/2/3} for V_{PP}. See DC Characteristics for V_{PPLK} and V_{PPH1/2/3} voltages.
- 3. RY/BY# is V_{OL} when the WSM is executing internal block erase or word write algorithms. It is V_{OH} during when the WSM is not busy, in block erase suspend mode (with word write inactive), word write suspend mode or deep power-down mode.
- 4. RP# at GND±0.2V ensures the lowest deep power-down current.
- 5. See Section 4.2 for read identifier code data.
- 6. Command writes involving block erase or word write are reliably executed when $V_{PP}=V_{PPH1/2/3}$ and $V_{CC}=V_{CC1/2/3/4}$. Block erase or word write with $V_{IH}<RP\#<V_{HH}$ produce spurious results and should not be attempted.
- 7. Refer to Table 4 for valid D_{IN} during a write operation.8. Never hold OE# low and WE# low at the same timing.



Table 4. Command Definitions(7)

	Bus Cycles		First Bus Cycle			Second Bus Cycle		
Command	Req'd.	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data(3)	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	X	90H	Read	!A	ID
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			0.10
Block Erase	2	5	Write	BA	20H	Write	BA	DOH
Word Write	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	5	Write	Х	ВОН			
Block Erase and Word Write Resume	1	5	Write	Х	D0H			

NOTES:

- 1. BUS operations are defined in Table 3.
- 2. X=Any valid address within the device.
- IA=Identifier Code Address: see Figure 6.
 - BA=Address within the block being erased.
 - WA=Address of memory location to be written.
- 3. SRD=Data read from status register. See Table 7 for a description of the status register bits. WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
- ID=Data read from identifier codes.
- 4. Following the Read Identifier Codes command, read operations access manufacturer and device codes. See Section 4.2 for read identifier code data.
- If the block is boot block, WP# must be at V_{IH} or RP# must be at V_{HH} to enable block erase or word write operations. Attempts to issue a block erase or word write to a boot block while WP# is V_{IH} or RP# is V_{IH}.
- 6. Either 40H or 10H are recognized by the WSM as the word write setup.
- 7. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase or word write, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command. The Read Array command functions independently of the $\rm V_{PP}$ voltage and RP# can be $\rm V_{IH}$ or $\rm V_{HH}$.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 6 retrieve the manufacturer and device codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V_{PP} voltage and RP# can be V_{IH} or V_{HH} . Following the Read Identifier Codes command, the following information can be read:

Table 5. Identifier Codes

Code	Address	Data
Manufacture Code	00000H	00B0H
Device Code(Top Boot)	00001H	006CH
Device Code (Bottom Boot)	00001H	006EH

4.3 Read Status Register Command

The status register may be read to determine when a block erase or word write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to $V_{\rm IH}$ before further reads to update the status register latch. The Read Status Register command functions independently of the $V_{\rm PP}$ voltage. RP# can be $V_{\rm IH}$ or $V_{\rm HH}$.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the

Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied V_{PP} Voltage. RP# can be V_{IH} or V_{HH} . This command is not functional during block erase or word write suspend modes.

4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when V_{CC}=V_{CC1/2/3/4} V_{PP}=V_{PPH1/2/3}. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while V_{PP}≤V_{PPLK}, SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that the corresponding if set, that WP#=VIH or RP#=VHH. If block erase is attempted to boot block when the corresponding WP#=VIL or RP#=V_{IH},. SR.1 and SR.5 will be set to "1". Block erase operations with V_{IH}<RP#<V_{HH} produce spurious results and should not be attempted.



4.6 Word Write Command

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see Figure 8). The CPU can detect the completion of the word write event by analyzing the RY/BY# pin or status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur when $V_{CC}=V_{CC1/2/3/4}$ and $V_{PP}=V_{PPH1/2/3}$. In the absence of this high voltage, memory contents are protected against word writes. If word write is attempted while $V_{PP}\leq V_{PPLK}$, status register bits SR.3 and SR.4 will be set to "1". Successful word write for boot blocks requires that the corresponding if set, that $WP\#=V_{IH}$ or $RP\#=V_{HH}$. If word write is attempted to boot block when the corresponding $WP\#=V_{IL}$ or $RP\#=V_{IH}$, SR.1 and SR.4 will be set to "1". Word write operations with $V_{IH}<RP\#<V_{HH}$ produce spurious results and should not be attempted.

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows blockerase interruption to read or word-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to V_{OH} . Specification t_{WHRH2} defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word Write Suspend command (see Section 4.8), a word write operation can also be suspended. During a word write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to V_{OL}. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to $V_{\rm OL}$. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 9). $V_{\mbox{\footnotesize{PP}}}$ must remain at $V_{PPH1/2/3}$ (the same V_{PP} level used for block erase) while block erase is suspended. RP# must also remain at VIH or VHH (the same RP# level used for block erase). WP# must also remain at VIL or V_{IH} (the same WP# level used for block erase). Block erase cannot resume until word write operations initiated during block erase suspend have completed.



4.8 Word Write Suspend Command

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). RY/BY# will also transition to V_{OH}. Specification t_{WHRH1} defines the word write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to $V_{\rm OL}$. After the Word Write Resume command is written, the device automatically outputs status register data when read (see Figure 10). $V_{\rm PP}$ must remain at $V_{\rm PPH1/2/3}$ (the same $V_{\rm PP}$ level used for word write) while in word write suspend mode. RP# must also remain at $V_{\rm IH}$ or $V_{\rm HH}$ (the same RP# level used for word write). WP# must also remain at $V_{\rm IL}$ or $V_{\rm IH}$ (the same WP# level used for word write).

Table 6. Write Protection Alternatives

Operation	V _{PP}	RP#	WP#	Effect
	V _{II}	X	X	All Blocks Locked.
Word Write		VII	X	All Blocks Locked.
or		V _{HH}	X	All Blocks Unlocked.
Block Erase	>V _{PPLK}		V _{II}	2 Boot Blocks Locked.
		VIH	VIH	All Blocks Unlocked.



Table 7. Status Register Definition

WSMS	ESS	ES	wws	Register Defin	wwss	DPS	R
7	6	5	4	3	2	1	0
SR.7 = WRITI 1 = Ready 0 = Busy	E STATE MAC	HINE STATU	S (WSMS)		NOTE f# or SR.7 to de mpletion. SR.6-	termine block	
	E SUSPEND S Erase Suspend Erase in Progr	ded					
1	E STATUS (E n Block Erasur ssful Block Era	e [´]			ind SR.4 are "1" nproper commai		
	O WRITE STA n Word Write ssful Word Wri	` ,					
SR.3 = V _{PP} S ² 1 = V _{PP} Lo 0 = V _{PP} O	w Detect, Ope) eration Abort		level. The WS only after Bloc	t provide a cont M interrogates ck Erase or Wor	and indicates t d Write comma	he V _{PP} level and
) WRITE SUSF Write Suspend Write in Progre	ed		sequences. S feedback only	R.3 is not guara when V _{PP} ≠V _{PP}	nteed to repor H1/2/3·	ts accurate
SR.1 = DEVIC 1 = WP# o 0 = Unlock	r RP# Lock De			Block Erase o informs the sy	errogates the W r Word Write co estem, depending the WP# is not V	ommand seque g on the attem	ences. It pted
SR.0 = RESEF ENHAI	RVED FOR FUNCEMENTS (F				ed for future using the status reg		e masked




Figure 7. Automated Block Erase Flowchart




Figure 8. Automated Word Write Flowchart




Figure 9. Block Erase Suspend/Resume Flowchart




Figure 10. Word Write Suspend/Resume Flowchart



5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/BY#, Block Erase and Word Write Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase and word write completion. It transitions low after block erase or word write commands and returns to V_{OH} when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY# is also V_{OH} when the device is in block erase

suspend (with word write inactive), word write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND and between its V_{PP} and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between V_{CC} and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 V_{PP} Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power supply trace. The V_{PP} pin supplies the memory cell current for word writing and block erasing. Use similar trace widths and layout considerations given to the V_{CC} power bus. Adequate V_{PP} supply traces and decoupling will decrease V_{PP} voltage spikes and overshoots.



5.5 V_{CC}, V_{PP}, RP# Transitions

Block erase and word write are not guaranteed if V_{PP} falls outside of a valid $V_{PPH1/2/3}$ range, V_{CC} falls outside of a valid $V_{CC1/2/3/4}$ range, or $RP\# \neq V_{IH}$ or V_{HH} . If V_{PP} error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V_{IL} during block erase or word write, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to V_{IL} clear the status register.

The CUI latches commands issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after V_{CC} transitions below V_{LKO} .

After block erase or word write, even after V_{PP} transitions down to V_{PPLK}, the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure or word writing during power transitions. Upon power-up, the device is indifferent as to which power supply $(V_{PP} \text{ or } V_{CC})$ powers-up

first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V_{CC} voltages above V_{LKO} when V_{PP} is active. Since both WE# and CE# must be low for a command write, driving either to V_{IH} will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

WP# provide additional protection from inadvertent code or data alteration. The device is disabled while RP#=V_{IL} regardless of its control inputs state.

5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to V_{IL} standby or sleep modes. If access is again needed, the devices can be read following the t_{PHQV} and t_{PHWL} wake-up cycles required after RP# is first raised to V_{IH} . See AC Characteristics— Read Only and Write Operations and Figures 15, 16 and 17 for more information.



6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Commercial Operating Temperature During Read, Block Erase and Word Write0°C to +70°C ⁽¹⁾ Temperature under Bias10°C to +80°C
Storage Temperature65°C to +125°C
Voltage On Any Pin (except V _{CC} , V _{PP} , and RP#)2.0V to +7.0V ⁽²⁾
V _{CC} Supply Voltage2.0V to +7.0V ⁽²⁾
V _{PP} Update Voltage during Block Erase and Word Write2.0V to +14.0V ^(2,3)
RP# Voltage2.0V to +14.0V ^(2,3)
Output Short Circuit Current 100mA ⁽⁴⁾

NOTICE: This datasheet contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local SHARP Sales office that you have the latest datasheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V_{CC} is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
- Maximum DC voltage on V_{PP} and RP# may overshoot to +14.0V for periods <20ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

6.2 Operating Conditions

Temperature and V_{CC} Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Test Condition
TA	Operating Temperature	0	+70	ů	Ambient Temperature
V _{CC1}	V _{CC} Supply Voltage (2.7V-3.6V)	2.7	3.6	V	
V_{CC2}	V _{CC} Supply Voltage (3.3V±0.3V)	3.0	3.6	V	
V _{CC3}	V _{CC} Supply Voltage (5V±0.25V)	4.75	5.25	V	
V_{CC4}	V _{CC} Supply Voltage (5V±0.5V)	4.50	5.50	V	

6.2.1 CAPACITANCE(1)

 $T_{\Delta}=+25$ °C, f=1MHz

Symbol	Parameter	Тур.	Max.	Unit	Condition
C _{IN}	Input Capacitance	7	10	pF	V _{IN} =0.0V
COUT	Output Capacitance	9	12	pF	V _{OUT} =0.0V

NOTE:

1. Sampled, not 100% tested.

LH28F400BG-L85/12 SmartVoltage Flash MEMORY

6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




Figure 11. Transient Input/Output Reference Waveform for V_{CC} =2.7V-3.6V




Figure 12. Transient Input/Output Reference Waveform for V_{CC}=3.3V±0.3V and V_{CC}=5V±0.25V (High Speed Testing Configuration)




Figure 13. Transient Input/Output Reference Waveform for V_{CC}=5V±0.5V (Standard Testing Configuration)




Figure 14. Transient Equivalent Testing

Load Circuit

Test Configuration Capacitance Loading Value

T 10 0 0	A / =\
Test Configuration	Cլ (pF)
V _{CC} =3.3V±0.3V, 2.7V-3.6V	50
V _{CC} =5V±0.25V	30
V _{CC} =5V±0.5V	100



6.2.3 DC CHARACTERISTICS

DC Characteristics

DC Characteristics										
	_			7V-3.6V		V±0.5V		Test		
Sym.	Parameter	Notes	Тур.	Max.	Тур.	Max.	Unit	Conditions		
I _{LI}	Input Load Current	1		±0.5		±1	μА	V _{CC} =V _{CC} Max, V _{IN} =V _{CC} or GND		
ILO	Output Leakage Current	1		±0.5		±10	μA	V _{CC} =V _{CC} Max, V _{OUT} =V _{CC} or GND		
lccs	V _{CC} Standby Current	1,3,6	25	50	30	100	μА	CMOS Inputs V _{CC} =V _{CC} Max CE#=RP#=V _{CC} ±0.2V		
			0.2	2	0.4	2	mA	TTL Inputs V _{CC} =V _{CC} Max CE#=RP#=V _{IH}		
ICCD	V _{CC} Deep Power-Down Current	1	4	10		10	μA	RP#=GND±0.2V I _{OUT} (RY/BY#)=0mA		
ICCR	V _{CC} Read Current	1,5,6	15	25		50	mA	CMOS Inputs V _{CC} =V _{CC} Max, CE#=GND f=5MHz(3.3V, 2.7V), 8MHz(5V)		
				30	-	65	mA	$\begin{array}{l} \text{I}_{\text{OUT}}\text{=0mA} \\ \text{TTL Inputs} \\ \text{V}_{\text{CC}}\text{=V}_{\text{CC}}\text{Max, CE\#=GND} \\ \text{f=5MHz}(3.3\text{V, 2.7V}), \\ \text{8MHz}(5\text{V}) \end{array}$		
1	V _{CC} Word Write	1,7						I _{OUT} =0mA		
Iccw	1	1,7	5	17			mA	V _{PP} =2.7V-3.6V		
	Current		5	17		35	mA	V _{PP} =4.5V-5.5V		
1	V Block France		5	12		30	mA	V _{pp} =11.4V-12.6V		
CCE	V _{CC} Block Erase	1,7	4	17		-	mA	V _{PP} =2.7V-3.6V		
	Current		4	17		30	mA	V _{PP} =4.5V-5.5V		
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10	4	12		25	mA	V _{PP} =11.4V-12.6V		
CCES	V _{CC} Word Write or Block Erase Suspend Current	1,2	1	6	1	10	mA	CE#=V _{IH}		
IPPS	V _{PP} Standby or Read	1	±2	±15	±2	±15	μA	V _{PP} ≤V _{CC}		
I _{PPR}	Current		10	200	10	200	μΑ	V _{PP} >V _{CC}		
I _{PPD}	V _{PP} Deep Power-Down Current	1	0.1	5	0.1	5	μA	RP#=GND±0.2V		
I _{PPW}	V _{PP} Word Write	1,7	12	40		_	mΑ	V _{PP} =2.7V-3.6V		
	Current			40		40	mA	V _{PP} =4.5V-5.5V		
				30		30	mA	V _{PP} =11.4V-12.6V		
PPE	V _{PP} Block Erase	1,7	8	25			mA	V _{pp} =2.7V-3.6V		
_	Current			25	·	25	mΑ	V _{PP} =4.5V-5.5V		
				20		20	mΑ	V _{PP} =11.4V-12.6V		
I _{PPWS} I _{PPES}	V _{PP} Word Write or Block Erase Suspend Current	1	10	200	10	200	μΑ	V _{PP} =V _{PPH1/2/3}		



DC Characteristics (Continued)

			V _{CC} =2.	7V-3.6V	V _{CC} =5	V±0.5V		
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit	Test Conditions
V _{II}	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	V	
V _{IH}	Input High Voltage	7	2.0	V _{CC} +0.5	2.0	V _{CC} +0.5	٧	
V _{OL}	Output Low Voltage	3,7		0.4		0.45	٧	V _{CC} =V _{CC} Min, I _{OL} =5.8mA(5V) I _{OL} =2.0mA(2.7V,3.3V)
V _{OH1}	Output High Voltage (TTL)	3,7	2.4		2.4		٧	V _{CC} =V _{CC} Min, I _{OH} =-2.5mA(5V) I _{OH} =-2.0mA(2.7V,3.3V)
V _{OH2}	Output High Voltage (CMOS)	3,7	0.85 V _{CC}		0.85 V _{CC}		٧	V _{CC} =V _{CC} Min, I _{OH} =-2.5mA
			V _{CC} -0.4		V _{CC} -0.4		V	V _{CC} =V _{CC} Min, I _{OH} =-100μΑ
V _{PPLK}	V _{PP} Lockout during Normal Operations	4,7		1.5		1.5	٧	
V _{PPH1}	V _{PP} during Word Write or Block Erase Operations		2.7	3.6		_	٧	
V _{PPH2}	V _{PP} during Word Write or Block Erase Operations		4.5	5.5	4.5	5.5	٧	
V _{PPH3}	V _{PP} during Word Write or Block Erase Operations		11.4	12.6	11.4	12.6	٧	
V_{LKO}	V _{CC} Lockout Voltage		2.0		2.0		V	
V_{HH}	RP# Unlock Voltage	8,9	11.4	12.6	11.4.	12.6	V	Unavailable WP#

NOTES:

- All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC} voltage and T_A=+25°C. These currents are valid for all product versions (packages and speeds).
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or word written while in erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCB} or I_{CCW}, respectively.
- 3. Includes RY/BY#.
- Block erases and word writes are inhibited when V_{PP}≤V_{PPLK}, and not guaranteed in the range between V_{PPLK}(max) and V_{PPH1}(min), between V_{PPH2}(min), between V_{PPH2}(min), and above V_{PPH3}(max).
- Automatic Power Savings (APS) reduces typical I_{CCR} to 1mA at 5V V_{CC} and 3mA at 2.7V and 3.3V V_{CC} in static operation.
- CMOS inputs are either V_{CC}±0.2V or GND±0.2V. TTL inputs are either V_{IL} or V_{IH}.
- Sampled, not 100% tested.
- 8. Boot block erases and word writes are inhibited when the corresponding RP#=V_{IH} or WP#=V_{IL}. Block erase and word write operations are not guaranteed with V_{CC}<2.7V or V_{IH}<RP#<V_{HH} and should not be attempted.
- 9. RP# connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.



6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

V_{CC}=2.7V-3.6V, T_A=0°C to +70°C

	Versions ⁽⁴⁾		LH28F40	0BG-L120	LH28F40	0BG-L150	
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tAVAV	Read Cycle Time		120		150		ns
tAVOV	Address to Output Delay			120		150	ns
t _{ELOV}	CE# to Output Delay	2		120		150	ns
t _{PHOV}	RP# High to Output Delay			600		600	ns
tGLOV	OE# to Output Delay	2		50		55	ns
t _{ELOX}	CE# to Output in Low Z	3	0		0		ns
t _{EHOZ}	CE# High to Output in High Z	3		55		55	ns
t _{GLOX}	OE# to Output in Low Z	3	0		0		ns
t _{GHOZ}	OE# High to Output in High Z	3		20		25	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

NOTE:

See 5.0V V_{CC} Read-Only Operations for notes 1 through 4.

V_{CC}=3.3V±0.3V, T_A=0°C to +70°C

	Versions ⁽⁴⁾		LH28F40	0BG-L100	LH28F40	0BG-L130	
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tAVAV	Read Cycle Time		100		130		ns
tAVQV	Address to Output Delay			100		130	ns
t _{ELOV}	CE# to Output Delay	2		100		130	ns
t _{PHQV}	RP# High to Output Delay		-	600		600	ns
tGLQV	OE# to Output Delay	2		50		55	ns
tELOX	CE# to Output in Low Z	3	0		0		ns
t _{EHOZ}	CE# High to Output in High Z	3		55		55	ns
t _{GLOX}	OE# to Output in Low Z	3	0		0		ns
t _{GHOZ}	OE# High to Output in High Z	3		20		25	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

NOTE:

See 5.0V $V_{\rm CC}$ Read-Only Operations for notes 1 through 4.



 $V_{CC}=5V\pm0.5V$, $5V\pm0.25V$, $T_A=0^{\circ}C$ to $+70^{\circ}C$

		v _{cc}	±5%		400BG- 5 ⁽⁵⁾					
	Versions ⁽⁴⁾		V _{CC} ±10%			LH28F400BG- L90 ⁽⁶⁾		LH28F400BG- L120 ⁽⁶⁾		1
Sym.	Parameter		Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time			85		90		120		ns
tAVOV	Address to Output Dela	У			85		90		120	ns
tELOV	CE# to Output Delay		2		85		90		120	ns
t _{PHQV}	RP# High to Output Del	ay			400		400		400	ns
tGLQV	OE# to Output Delay		2		40		45		50	ns
t _{ELQX}	CE# to Output in Low Z		3	0		0		0		ns
t _{EHOZ}	CE# High to Output in H	ligh Z	3		55		55		55	ns
t _{GLQX}	OE# to Output in Low Z		3	0		0		0		ns
t _{GHOZ}	OE# High to Output in F	ligh Z	3		10		10		15	ns
t _{ОН}	Output Hold from Addre CE# or OE# Change, Whichever Occurs First	·	3	0		0		0		ns

NOTES:

- See AC Input/Output Reference Waveform for maximum allowable input slew rate.
- 2. OE# may be delayed up to t_{ELQV}-t_{GLQV} after the falling edge of CE# without impact on t_{ELQV}.
- 3. Sampled, not 100% tested.
- 4. See Ordering Information for device speeds (valid operational combinations).
- 5. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.
- 6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.






Figure 15. AC Waveform for Read Operations



6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS(1)

 $V_{CC}=2.7V-3.6V$, $T_{A}=0^{\circ}C$ to +70°C

	Versions ⁽⁵⁾		LH28F40	0BG-L120	LH28F40	0BG-L150	* · · · · · · · · · · · · · · · · · · ·
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tAVAV	Write Cycle Time		120		150		ns
t _{PHWL}	RP# High Recovery to WE# Going Low	2	1		1		μs
t _{ELWL}	CE# Setup to WE# Going Low		10		10		ns
twiwh	WE# Pulse Width		50		50		ns
t _{PHHWH}	RP#V _{HH} Setup to WE# Going High	2	100		100		ns
t _{SHWH}	WP#V _{IH} Setup to WE# Going High	2	100		100		ns
t _{VPWH}	V _{PP} Setup to WE# Going High	2	100		100		ns
t _{AVWH}	Address Setup to WE# Going High	3	50		50		ns
t _{DVWH}	Data Setup to WE# Going High	3	50		50		ns
twHDX	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High		5		5		ns
twhen	CE# Hold from WE# High		10		10		ns
twewi	WE# Pulse Width High		30		30		ns
twhel	WE# High to RY/BY# Going Low			100		100	ns
twigi	Write Recovery before Read		0		0		ns
tavvi	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
tavsl	WP# V _{IH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

NOTE:

See 5.0V $\rm V_{\rm CC}$ AC Characteristics - Write Operations for notes 1 through 5.

 $V_{CC}=3.3V\pm0.3V$, $T_{A}=0^{\circ}C$ to +70°C

	Versions ⁽⁵⁾		LH28F40	0BG-L100	LH28F40	0BG-L130	
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		100		130		ns
t _{PHWL}	RP# High Recovery to WE# Going Low	2	1		1		μs
tELWL	CE# Setup to WE# Going Low		10		10		ns
twwh	WE# Pulse Width		50		50		ns
t _{PHHWH}	RP# V _{HH} Setup to WE# Going High	2	100		100		ns
tshwh	WP#V _{IH} Setup to WE# Going High	2	100		100		ns
t _{VPWH}	V _{PP} Setup to WE# Going High	2	100		100		ns
t _{AVWH}	Address Setup to WE# Going High	3	50		50		ns
t _{DVWH}	Data Setup to WE# Going High	3	50		50		ns
twhox	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High		5		5		ns
twhen	CE# Hold from WE# High		10		10		ns
twhwi	WE# Pulse Width High		30		30		ns
t _{WHRI}	WE# High to RY/BY# Going Low			100		100	ns
twigi	Write Recovery before Read		0		0		ns
tavvi	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
^t avsl	WP# V _{IH} Hold from Valid SRD, RY/BY# High	2,4	0	-	0		ns

NOTE:

See 5.0V $\rm V_{\rm CC}$ AC Characteristics - Write Operations for notes 1 through 5.



 $V_{CC}=5V\pm0.5V$, $5V\pm0.25V$, $T_{A}=0^{\circ}C$ to $+70^{\circ}C$

		v _{cc} :	±5%		400BG- 5 ⁽⁶⁾		-			
	Versions ⁽⁵⁾	V _{cc} ±	10%			LH28F400BG- L90 ⁽⁷⁾			400BG- 20 ⁽⁷⁾	
Sym.	Parameter		Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
TAVAV	Write Cycle Time			85		90		120		ns
t _{PHWL}	RP# High Recovery to Going Low	WE#	2	1		1		1		μs
t _{FIWI}	CE# Setup to WE# Go	ing Low		10		10		10		ns
twiwh	WE# Pulse Width			40		40		40		ns
t _{PHHWH}	RP# V _{HH} Setup to WEi High		2	100		100		100		ns
t _{SHWH}	WP#V _{IH} Setup to WE# High	Going	2	100		100		100		ns
t _{VPWH}	V _{PP} Setup to WE# Goi	ng High	2	100		100		100		ns
t _{AVWH}	Address Setup to WE#	Going	3	40		40		40		ns
t _{DVWH}	Data Setup to WE# Go High	ing	3	40		40		40		ns
twhox	Data Hold from WE# H	igh		5		5		5		ns
twhax	Address Hold from WE	# High		5		5		5		ns
t _{WHFH}	CE# Hold from WE# Hi	gh		10		10		10		ns
twhwi	WE# Pulse Width High			30		30		30		ns
t _{WHRL}	WE# High to RY/BY# 6	aoing			. 90		90		90	ns
twHGL	Write Recovery before	Read		0		0		0		ns
t _{avvl}	V _{PP} Hold from Valid SF RY/BY# High	RD,	2,4	0		0		0		ns
^t QVPH	RP# V _{HH} Hold from Va SRD, RY/BY# High	lid	2,4	0		0		0		ns
t _{QVSL}	WP# V _{IH} Hold from Val SRD, RY/BY# High	id ,	2,4	0		0		0		ns

NOTES:

- 1. Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. Sampled, not 100% tested.
- Refer to Table 4 for valid A_{IN} and D_{IN} for block erase or word write.
 V_{PP} should be held at V_{PPH1/2/3} (and if necessary RP# should be held at V_{HH}) until determination of block erase or word write success (SR.1/3/4/5=0).
- 5. See Ordering Information for device speeds (valid operational combinations).
- 6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Seed Configuration) for testing characteristics.
- 7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.




Figure 16. AC Waveform for WE#-Controlled Write Operations



6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES(1)

 $V_{CC}=2.7V-3.6V$, $T_{\Delta}=0^{\circ}C$ to +70°C

	Versions ⁽⁵⁾		LH28F40	0BG-L120	LH28F40	0BG-L150	
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tAVAV	Write Cycle Time		120		150		ns
t _{PHFI}	RP# High Recovery to CE# Going Low	2	1		1		us
twiFi	WE# Setup to CE# Going Low		0		0		ns
t _{ELEH}	CE# Pulse Width		70		70		ns
t _{рннен.}	RP#V _{HH} Setup to CE# Going High	2	100		100		ns
t _{SHEH}	WP#V _{IH} Setup to CE# Going High	2	100		100		ns
t _{VPEH}	V _{PP} Setup to CE# Going High	2	100		100		ns
t _{AVEH}	Address Setup to CE# Going High	3	50		50		ns
t _{DVEH}	Data Setup to CE# Going High	3	50		50		ns
t _{EHDX}	Data Hold from CE# High		5		5		ns
t _{EHAX}	Address Hold from CE# High		5		5		ns
t _{EHWH}	WE# Hold from CE# High		0		0		ns
t _{EHFL}	CE# Pulse Width High		25		25		ns
t _{EHRL}	CE# High to RY/BY# Going Low		_	100		100	ns
t _{EHGL}	Write Recovery before Read		0		. 0		ns
tovvi	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
^t avsl	WP# V _{IH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

NOTE:

See 5.0V V_{CC} Alternative CE#-Controlled Writes for notes 1 through 5.

 $V_{CC}=3.3V\pm0.3V$, $T_{A}=0^{\circ}C$ to +70°C

	Versions ⁽⁵⁾		LH28F40	0BG-L100	LH28F40	0BG-L130	
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit
tAVAV	Write Cycle Time		100		130		ns
t _{PHFL}	RP# High Recovery to CE# Going Low	2	1		1		μs
tWLEL	WE# Setup to CE# Going Low		0		0		ns
t _{ELEH}	CE# Pulse Width		70		70		ns
t _{PHHEH}	RP# V _{HH} Setup to CE# Going High	2	100		100		ns
t _{SHEH}	WP#V _{IH} Setup to CE# Going High	2	100		100		ns
t _{VPEH}	V _{PP} Setup to CE# Going High	2	100		100		ns
t _{AVEH}	Address Setup to CE# Going High	3	50		50		ns
t _{DVEH}	Data Setup to CE# Going High	3	50		50		ns
t _{EHDX}	Data Hold from CE# High		5		5		ns
t _{EHAX}	Address Hold from CE# High		5		5		ns
t _{EHWH}	WE# Hold from CE# High		0		0		ns
tehel	CE# Pulse Width High		25		25		ns
t _{EHRI}	CE# High to RY/BY# Going Low			100		100	ns
t _{EHGL}	Write Recovery before Read		0		0		ns
tovvi	V _{PP} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns
t _{avsl}	WP# V _{IH} Hold from Valid SRD, RY/BY# High	2,4	0		0		ns

NOTE:

See 5V V_{CC} Alternative CE#-Controlled Writes for Notes 1 through 5.



 $V_{CC}=5V\pm0.5V$, $5V\pm0.25V$, $T_{A}=0^{\circ}C$ to $+70^{\circ}C$

		V _{CC} :		LH28F	400BG- 5 ⁽⁶⁾		Ξ		······································	
Versions ⁽⁵⁾ V _{CC} ±		10%	%		II.	LH28F400BG- L90 ⁽⁷⁾		400BG- 20 ⁽⁷⁾		
Sym.	Parameter		Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tAVAV	Write Cycle Time			85		90		120		ns
t _{PHEL}	RP# High Recovery to Going Low	CE#	2	1		1		1		μs
twi.Fl	WE# Setup to CE# Go	ng Low		0		0		0		ns
tELEH	CE# Pulse Width			50		50	†	50	<u> </u>	ns
t _{PHHEH}	RP# V _{HH} Setup to CE#	•	2	100		100		100		ns
t _{SHEH}	WP# V _{IH} Setup to CE#	Going	2	100		100		100		ns
t _{VPFH}	V _{PP} Setup to CE# Goir	ig High	2	100		100		100		ns
t _{AVEH}	Address Setup to CE# High	Going	3	40		40		40		ns
toveh	Data Setup to CE# Goi	ng High	3	40		40		40		ns
t _{EHDX}	Data Hold from CE# Hi	gh		5		5		5		ns
t _{EHAX}	Address Hold from CE#	# High		5		5		5		ns
t _{EHWH}	WE# Hold from CE# Hi	gh		0		0		0		ns
t _{EHEL}	CE# Pulse Width High			25		25		25		ns
t _{EHRL}	CE# High to RY/BY# G Low				90		90	-	90	ns
t _{EHGL}	Write Recovery before	Read		0		0		0		ns
t _{QVVL}	V _{PP} Hold from Valid SF RY/BY# High	RD,	2,4	0		0		0		ns
t _{QVPH}	RP# V _{HH} Hold from Val SRD, RY/BY# High		2,4	0		0		0		ns
t _{QVSL}	WP# V _{IH} Hold from Val SRD, RY/BY# High	id	2,4	0		0		0		ns

NOTES:

- 1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Table 4 for valid A_{IN} and D_{IN} for block erase or word write.
- V_{PP} should be held at V_{PPH1/2/3} (and if necessary RP# should be held at V_{HH}) until determination of block erase or word write success (SR.1/3/4/5=0).
- 5. See Ordering Information for device speeds (valid operational combinations).
- 6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Seed Configuration) for testing characteristics.
- 7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.






Figure 17. Alternate AC Waveform for CE#-Controlled Write Operations



6.2.7 RESET OPERATIONS




Figure 18. AC Waveform for Reset Operation

Reset AC Specifications(1)

			V _{CC} =2.	2.7V-3.6V V _{CC} =3.0V-3.6V			V _{CC} =4.		
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	RP# Pulse Low Time								
t _{PLPH}	(If RP# is tied to V _{CC} , this		100		100		100		ns
, =1 11	specification is not applicable)								
	RP# Low to Reset during	0.0		00					
t _{PLRH}	Block Erase or Word Write	2,3		22		20		12	μs
	V _{CC} 2.7V to RP# High								
t _{235VPH}	V _{CC} 3.0V to RP# High	4	100		100		100		ns
	V _{CC} 4.5V to RP# High								

NOTES:

- 1. These specifications are valid for all product versions (packages and speeds).
- 2. If RP# is asserted while a block erase or word write operation is not executing, the reset will complete within 100ns.
- 3. A reset time, t_{PHQV}, is required from the later of RY/BY# or RP# going high until outputs are valid.
- 4. When the device power-up, holding RP# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.



6.2.8 BLOCK ERASE AND WORD WRITE PERFORMANCE(3,4)

V_{CC}=2.7V-3.6V, T_Δ=0°C to +70°C

				V _{pp} =2.7V-3.6V		V _{PP} =4.5V-5.5V			V _{PP} =11.4V-12.6V			1	
Sym.	Paran	neter	Notes		Typ. ⁽¹⁾			Typ.(1)			Typ.(1)		Unit
t _{WHQV1}	Word Write Time	32K word Block	2		44.6	•		17.7			12.6		μs
		4K word Block	2		45.9			26.1			24.5		μs
	Block Write Time	32K word Block	2		1.46			0.58	-		0.42		sec
		4K word Block	2		0.19			0.11			0.11		sec
t _{WHQV2}	Block Erase Time	32K word Block	2		1.14			0.61			0.51		sec
		4K word Block	2		0.38			0.32			0.31		sec
t _{WHRH1} t _{EHRH1}	Word Write S Latency Time				7	8		6	8		6	7	μs
	Erase Suspend Latency				18	22		11	14		11	14	μs

NOTE:

See 5V V_{CC} Block Erase and Word Write Performance for Notes 1 through 4.

 $V_{CC}=3.3V\pm0.3V$, $T_{A}=0^{\circ}C$ to +70°C

	·				=3.0V-3		Vpp	=4.5V-5	5.5V	V _{PP} =	11.4V-1	12.6V	
Sym.	Paran	neter	Notes	Min.	Typ.(1)	Max.	Min.	Typ.(1)	Max.		Typ.(1)		Unit
twHQV1 tEHQV1	Word Write Time	32K word Block	2		44			17.3			12.3		μs
		4K word Block	2		45			25.6			24		μs
	Block Write Time	32K word Block	2		1.44			0.57			0.41		sec
		4K word Block	2		0.19			0.11			0.1		sec
twHQV2	Block Erase Time	32K word Block	2		1.11			0.59			0.5		sec
		4K word Block	2		0.37			0.31			0.3		sec
tenent	Word Write S Latency Time	to Read			6	7		5	7		5	6	μs
t _{WHRH2}	H2 Erase Suspend Latency				16.2	20		9.6	12		9.6	12	μs

NOTE:

See 5V V_{CC} Block Erase and Word Write Performance for Notes 1 through 4.



V_{CC}=5V±0.5V, 5V±0.25V, T_A=0°C to +70°C

_				V _{PP} =4.5V-5.5V			V _{PP} =11.4V-12.6V			T
Sym.	Parar	Notes	Min.	Typ.(1)	Max.	Min.	Typ.(1)	Max.	Unit	
twHQV1	Word Write Time	32K word Block	2		12.2			8.4		μs
t _{EHOV1}		4K word Block	2		18.3			17		μs
	Block Write Time	32K word Block	2		0.4			0.28		sec
		4K word Block	2		0.08			0.07		sec
twHQV2		32K word Block	2		0.46			0.39		sec
t _{EHOV2}		4K word Block	2		0.26			0.25		sec
twhRH1 tehRH1	Word Write Suspend Read			5	6		4	5	μs	
twhRH2	Erase Suspend Late			9.6	12		9.6	12	μs	


NOTES:

- 1. Typical values measured at T_A =+25°C and nominal voltages. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. These performance numbers are valid for all speed versions.
- 4. Sampled but not 100% tested.



7 ADDITIONAL INFORMATION

7.1 Ordering Information



		Valid Operational Combinations									
Option	Order Code	V _{CC} =2.7V-3.6V 50pF load, 1.35V I/O Levels	V _{CC} =3.3V±0.3V 50pF load, 1.5V I/O Levels	V _{CC} =5V±0.5V 100pF load,	V _{CC} =5V±0.25V 30pF load,						
				TTL I/O Levels	1.5V I/O Levels						
1	LH28F400BGX-XL85	JLH28F400BG-L120	LH28F400BG-L100	LH28F400BG-L90	LH28F400BG-L85						
2	LH28F400BGX-XL12	LH28F400BG-L150	LH28F400BG-L130	LH28F400BG-L120							

4 Mb, Boot Block, Smart Voltage, LH28F400BGL85/12