SHARP

÷,

Jan. 1998

FLASH MEMORY LH28F016SANS-70 Ver.1.1

SHARP CORPORATION

Flash Memory Engineering Department 2 Memory Engineering Center Tenri Integrated Circuits Development (IC) Group

LHF16SZB

LH28F016SANS-70 16 Mbit (1 Mbit x 16, 2 Mbit x 8) Flash Memory

CONTENTS

PAGE CONTENTS

PAGE

FEATURES2
1.0 INTRODUCTION
2.0 DEVICE PINOUT 5 2.1 Lead Descriptions 7
3.0 MEMORY MAPS 9 3.1 Extended Status Register Memory Map 10
4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER
DEFINITIONS 11
4.1 Bus operations for Word-Wide Mode
(Byte#=V _{IH}) 11
4.2 Bus operations for Byte-Wide Mode
(Byte#=V _{IL}) 11
4.3 LH28F008SA -Compatible Mode Command
Bus Definitions 12
4.4 LH28F016SANS-70 -Performance
Enhancement Command Bus
Definitions 13
4.5 Compatible Status Register 14
4.6 Global Status Register 15
4.7 Block Status Register 16

5.0	ELECTRICAL SPECIFICATIONS	17
	5.1 Absolute Maximum Ratings	17
	5.2 Capacitance	18
	5.3 Timing Nomenclature	19
	5.4 DC Characteristics:	
	Commercial Temperature	22
	5.5 DC Characteristics:	
	Commercial Temperature	24
	5.6 AC Characteristics -Read Only Operation	ns:
	Commercial Temperature	26
	5.7 Power-Up and Reset Timings	30
	5.8 AC Characteristics for WE# -Controlled	
	Command Operations:	
	Commercial Temperature	31
	5.9 AC Characteristics for CE# -Controlled .	
	Command Operations:	
	Commercial Temperature	34
	5.10 AC Characteristics for Page Buffer Writ	е
	Operations: Commercial Temperature	37
	5.11Erase and Word/Byte Write performance	э,
	Cycling performance	
	and Suspend Latency	39

LHF16SZB

LH28F016SANS-70 16 MBIT (1 MBIT x 16, 2 MBIT x 8) FLASH MEMORY

FEATURES

- User-Selectable 3.3V or 5V V_{cc}
- User-Configurable x8 or x16 Operation
- 70 ns Maximum Access Time
- 0.43 MB/sec Write Transfer Rate
- 100 Thousand Erase Cycles per Block
- 56-Lead, 1.2mm x 14mm x 20mm SSOP
 Package
- Revolutionary Architecture
 - Pipelined Command Execution
 - Write During Erase
 - Command Superset of Sharp LH28F008SA
- + 50 μA (TYP.) I $_{cc}$ in CMOS Standby
- 1 μA (TYP.) Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.55 μm ETOX[™] Flash Technology
- Not designed or rated as radiation hardened

Sharp's LH28F016SANS-70 16-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities and very high read/write performance, the LH28F016SANS-70 is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F016SANS-70 is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8-Mbit Flash memory), extended cycling, low power 3.3V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F016SANS-70's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3V and 5.0V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX[™] process technology, the LH28F016SANS-70 is the most cost-effective, high-density flash memory.

* ETOX is a trademark of Intel corporation.

SHARP

1.0 INTRODUCTION

The specifications intended to give an overview of the chip feature-set and of the operating AC/DC specifications. Please refer to User's Manual also, to learn detail usage.

1.1 Product Overview

The LH28F016SANS-70 is a high performance 16 Mbit (16,777,216 bit) block erasable non-volatile random access memory organized as either 1 Mword \times 16 or 2 Mbyte \times 8. The LH28F016SANS-70 includes sixteen 64 KB (65,536) blocks or sixteen 32-KW (32,768) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F016SANS-70:

- 3.3V Low Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/write operation.

The LH28F016SANS-70 will be available in a 56-lead, SSOP. The form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or micro-controller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8-Mbit Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- · Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 6 µsec, a 33% improvement over the LH28F008SA. A Block Erase operation erases one of the 32 blocks in typically 0.6 sec, independent of the other blocks, which is about 65% improvement over the LH28F008SA.

The LH28F016SANS-70 incorporates two Page Buffers of 256 Bytes (128 Words) each to allow page data writes. This feature can improve a system write performance over previous flash memory devices.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the LH28F008SA requires an operation to complete before the next operation can be requested, the LH28F016SANS-70 allows queuing of the next operation while the memory executes the current operaion. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The LH28F016SANS-70 can also perform write operations to one block of memory while performing erase of another block.

The LH28F016SANS-70 provides suer-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable O/S or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F016SANS-70 incorporates Master Write Protection Pin (WP#). When WP# turns V_{IL} after Block Lock command was issued, the device realizes Block Lock capability. When WP# is V_{IH}, any Write or Erase operation can be performed in spite of Block Lock status. When WP# is V_{IL}, please note following points.

- When Wp# is V_{IL}, any execution for Block Lock command. It is accomplished by keeping WP# V_{IH} to execute Block Lock command.
- 2. When WP# is V_{IL} and also if power off occurs or Reset, Abort command is issued during executing Erase operation, there is a possibility that the Block in which Erase operation is in progress turns to protected Block and succeeding Erase/Write operation in that Block can not be executed. In this case, turn WP# to V_{IH} and also execute Block Erase operation for that Block or execute Full chip Erase operation.

The LH28F016SANS-70 contains three types of Status Registers to accomplish various functions:

SHARF

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F016SANS-70 from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F016SANS-70 incorporates an open drain RY/BY# output pin. This feature allows the user to ORtie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F016SANS-70 also incorporates a dual chipenable function with two input pins, CE_0 # and CE_1 #. These pins have exactly the same functionality as the regular chip-enable pin CE# on the LH28F008SA. For minimum chip designs, CE_1 # may be tied to ground and use CE_0 # as the chip enable input. The LH28F016SANS-70 uses the logical combination of these two signals to enable or disable the entire chip. Both CE_0 # and CE_1 # must be active low to enable the device and if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/ BY# pin, allows the system designer to reduce the number of control pins used in a large array of 8-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the LH28F016SANS-70. BYTE# at logic low selects 8-bit mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A_1 becoming the lowest order address and address A_0 is not used (don't care). A device diagram is shown in Figure 1.

The LH28F016SANS-70 is specified for a maximum access time of each version, as follows:

LH28F016SANS-70

Operating Temperature	Vcc Suply	Max. Access (tacc)
0 - 70 °C	4.75 - 5.25 V	70 ns
0 - 70 °C	4.5 - 5.5 V	80 ns
0 - 70 °C	3.0 - 3.6 V	120 ns

The LH28F016SANS-70 incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical $\rm I_{cc}$ current is 2 mA at 5.0V (1 mA at 3.3V).

A Deep Power-Down mode of operation is invoked when the RP# (called PWD# on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power-down mode. This mode brings the device power consumption to less than 5 µA, typically, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on, RP# pin turned to low order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. A recovery time of 400ns (Vcc=5.0V±0.25V) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either CE_0 # or CE_1 # transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I_{cc} standby current of 10 μ A.

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programed "1".

- •Program "0" for the bit in which you want to change data from "1" to "0".
- •Program "1" for the bit which has already been programmed "0".
- For example, changing data from "10111101" to "10111100" requires "1111110" programming.

LHF16SZB

When you use LH28F016SANS-70, please note following points related to output buffer. When the device is in the reading mode, High-Low-High glidge may occurs (It is whithin the access time, not operation error.) In case of the device is used for application in which the GND/V_{CC} form system is tied by high-inductance connector or flat cable such as memory card,

 V_{CC} current which is generated by the glidge induces voltage difference at GND/V_{CC} between system and device. The detail mechanism is showed in following chart. In these kinds application, GND/V_{CC} pin (No. 42, No. 43) shoud be connected to a single line from outside. GND/V_{CC} lines from other devices should not be mixed.

Error operation caused by glidge occurs as follows.

- 1. Output High from I/O.
- 2 . Glidge at I/O effects GND/V_{CC} for Input/Output.
- 3. Device judges CE# Low signal is reverced.
- 4. At the result Output is reset, outputs High again.



By way of example error operation caused mechanism by glidge occurs

2.0 DEVICE PINOUT

The LH28F016SANS-70 56L-SSOP configuration is shown in Figure 2.



Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers.

2.1 Lead Descriptions

....

Symbol	Туре	Name and Function
A ₀	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the A_0 input buffer is turned off when BYTE# is high).
A ₁ -A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block. A_{6-15} selects 1 of 1024 rows, and A_{1-5} selects 16 of 512 columns. These addresses are latched during Data Writes.
A ₁₆ -A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ -DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ8-DQ15	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; no used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
CE ₀ #, CE ₁ #	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CE_0 # or CE_1 # high, the device is de-selected and power consumption reduces to Standby levels upon completion of any current Data-Write or Erase operations. Both CE_0 #, CE_1 # must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of CE_0 # or CE_1 #. The first rising edge of CE_0 # or CE_1 # disables the device.
RP#	INPUT	RESET/POWER-DOWN: With RP# low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 400ns (Vcc= $5.0V \pm 0.25V$) is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CE _x # overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Quer Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE ₀ #, CE ₁ # are high), except if a RY/BY# Pin Disable command is issued.

Symbol	Туре	Name and Function
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR. 6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in x8 mode. All data is then input or output on DQ ₀₋₇ , and DQ ₈₋₁₅ float. Address A ₀ selects between the high and low byte. BYTE#high places the device in x16 mode, and turns off the A ₀ input buffer. Address A ₁ , then becomes the lowest order address.
3/5#	INPUT	 3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation. NOTES: Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
Vpp	SUPPLY	ERASE/WRITE POWER SUPPLY: For erasing memory array blocks or writing words/bytes/pages into the flash array.
Vcc	SUPPLY	DEVICE POWER SUPPLY (3.3V ±0.3V, 5.0V±0.5V): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating.



8

. . .



3.0 MEMORY MAPS

1FFFFFH	64 KByte Block	31
1EFFFFH	64 KByte Block	30
1DFFFFH 1D0000H	64 KByte Block	29
1CFFFFH 1C0000H	64 KByte Block	28
1BFFFFH 1B0000H	64 KByte Block	27
1AFFFFH 1A0000H	64 KByte Block	26
19FFFFH	64 KByte Block	25
18FFFFH	64 KByte Block	24
180000H 17FFFFH	64 KByte Block	23
170000H 16FFFFH	64 KByte Block	22
160000H 15FFFFH	64 KByte Block	21
150000H 14FFFFH	64 KByte Block	20
140000H 13FFFFH	64 KByte Block	19
130000H 12FFFFH	64 KByte Block	13
120000H 11FFFFFH		17
110000H 10FFFFH	64 KByte Block	
100000H 0FFFFFH	64 KByte Block	16
OFOOCOH OEFFFFH	64 KByte Block	15
OE0000H	64 KByte Block	14
ODOOOOH	64 KByte Block	13
OCODOOH OBJEFEFH	64 KByte Block	12
080000H	64 KByte Block	11
0A0000H	64 KByte Block	10
09FFFFH	64 KByte Block	9
OSFFFFH	64 KByte Block	8
07FFFFH 070000H	64 KByte Block	7
06FFFFH 060000H	64 KByte Block	6
05FFFFH 050000H	64 KByte Block	5
04FFFFH	64 KByte Block	4
03FFFFH	64 KByte Block	3
02FFFFH	64 KByte Block	2
01 FFFFH	64 KByte Block	1
00FFFFH	64 KByte Block	0
mouuum		

Figure 3. LH28F016SANS-70 Memory Map (Byte-wide mode)

.

LHF16SZB

X8 MODE	A[20:0]	X16 MODE	A[20:1]*
RESERVED GSR RESERVED BSR31 RESERVED	1F0006H 1F0005H 1F0004H 1F0003H 1F0002H	RESERVED GSR RESERVED BSR31 RESERVED	F8003H
RESERVED	1F0001H 1F0000H	RESERVED	F8000H
• • • •	— 010002H	•	08001H
RESERVED		RESERVED	
RESERVED	000006H 000005H	RESERVED	00003⊦
GSR	000004H	GSR	00002H
RESERVED		RESERVED	
BSR0		BSR0	00001
RESERVED	000001H	RESERVED	
RESERVED	ооооон	RESERVED	00000⊢

Figure 4.1 Extended Status Register Memory Map (Byte-wide mode)

Figure 4.2 Extended Status Register Memory Map (Word-wide mode)

* In Word-wide mode ${\rm A_{\scriptscriptstyle 0}}$ don't care, address values are ignored ${\rm A_{\scriptscriptstyle 0}}$

BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS 4.0

Mode	Notes	RP#	CE1#	CE ₀ #	OE#	WE#	A ₁	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	ViH	VIL	VIL	VIL	VIH	X	Dout	х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	VIH	X	High Z	х
Standby	1,6,7	VIH	ViL ViH ViH	ViH ViL ViH	x	x	x	High Z	x
Deep Power-Down	1,3	VIL	x	x	x	×	X	High Z	V _{OH}
Manufacturer ID	4	VIH	VIL	VIL	VIL	ViH	VIL	0089H	V _{OH}
Device ID	4	VIH	VIL	ViL	VIL	VIH	ViH	66A0H	V _{OH}
Write	1,5,6	VIH	VIL	VIL	ViH	VIL	X	DIN	X

Bus Operations for Word-Wide Mode (BYTE# = V_{μ}) 4.1

4.2 Bus Operations For Byte-Wide Mode (BYTE# = V_{μ})

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WĖ#	Ao	DQ ₀₋₇	RY/BY#
Read	1,2,7	VIH	ViL	VIL	VIL	VIH	X	Dout	Х
Output Disable	1,6,7	ViH	VIL	VIL	ViH	VIH	X	High Z	Х
Standby	1,6,7	VIH	ViL ViH ViH	ViH ViL ViH	x	x	×	High Z	x
Deep Power-Down	1,3	VIL	x	x	X	X	X	High Z	V _{OH}
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	89H	V _{OH}
Device ID	4	VIH	VIL	ViL	VIL	VIH	VIH	AOH	V _{OH}
Write	1,5,6	VIH	VIL	VIL	VIH	VIL	X	DIN	Х

NOTES:

 X can be V_{IH} or V_{IL} for address or control pins except for RY/BY#, which is either V_{oL} or V_{oH}.
 RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. When the RY/BY# at V_{OH} is independent of OE# while a WSM operation is in progress.

3. RP# at GND \pm 0.2V ensures the lowest deep power-down current.

4. $\rm A_{_0}$ and $\rm A_{_1}$ at V $_{\rm 1L}$ provide manufacturer ID codes in x8 and x16 modes respectively.

A, and A, at VIII provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.

5. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when $V_{PP} = V_{PP}$

6. While the WSM is running, RY/BY# in Level-Mode (default) stays at Vol until all operations are complete. RY/BY# goes to VoH when the WSM is not busy or in erase suspend mode.

7. RY/BY# may be at Vol while the WSM is busy performing various operations. For example, a status register read during a write operation.

4.3 LH28F008SA-Compatible Mode Command Bus Definitions

		Fir	st Bus Cy	Second Bus Cycle			
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	x	FFH	Read	AA	AD
Intelligent Identifier	1	Write	х	90H	Read	IA	ID
Read Compatible Status Register	2	Write	X	70H	Read	X	CSRD
Clear Status Register	3	Write	X	50H			
Word/Byte Write		Write	X	40H	Write	WA	WD
Alternate Word/Byte Write		Write	X	10H	Write	WA	WD
Block Erase/Confirm	4	Write	X	20H	Write	BA	DOH
Erase Suspend/Resume	4	Write	X	BOH	Write	x	DOH

ADDRESS

AA = Array Address BA = Block Address IA = Identifier Address WA = Write Address X = Don't Care

DATA AD = Array Data CSRD = CSR Data ID = Identifier Data

WD = Write Data

NOTES:

1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.

2. The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.

3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.

See Status register definitions.

4. While device performs Block Erase, if you issue Erase Suspend Command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS=0, WSMS=1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed. When you use Erase-Suspend /Resume command, we recommend to issue serial Block Erase command (20H, D0H) and Resume command (D0H). (Refer to 4.4 Performance Enhancement Command Bus Definitions.)

.....

_ .		.	First	t Bus C	ycle	Second Bus Cycle			Third Bus Cycle			
Command	Mode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data	
Read Extended Status Register		1	Write	x	71H	Read	RA	GSRD BSRD				
Page Buffer Swap		7	Write	x	72H							
Read Page Buffer			Write	x	75H	Read	PA	PD				
Single Load to Page Buffer			Write	х	74H	Write	PA	PD	_			
Sequential Load to	x8	4,6,10	Write	х	E0H	Write	×	BCL	Write	х	всн	
Page Buffer	x16	4,5,6,10	Write	x	EOH	Write	х	WCL	Write	х	wсн	
Page Buffer Write	x8	3,4,9,10	Write	x	осн	Write	AO	BC(L,H)	Write	WA	BC(H,L	
to Flash	x16	4,5,10	Write	x	осн	Write	x	WCL	Write	WA	wсн	
Two-Byte Write	x8	3	Write	x	FBH	Write	AO	WD(L,H)	Write	WA	WD(H,I	
Block Erase /Confirm		11	Write	x	20H	Write	ВА	DOH	Write	x	рон	
Lock Block /Confirm			Write	x	77H	Write	ВА	рон				
Upload Status Bits /Confirm		2	Write	x	97H	Write	х	рон				
Upload Device Information			Write	x	99H	Write	x	DOH				
Erase All Unlocked Blocks/Confirm		11	Write	x	A7H	Write	x	DOH	Write	х	рон	
RY/BY# Enable to Level-Mode		8	Write	x	96H	Write	x	01H				
RY/BY# Pulse-On- Write		8	Write	x	96H	Write	x	02H				
RY/BY# Pulse-On- Erase		8	Write	x	96H	Write	x	03H				
RY/BY# Disable		8	Write	x	96H	Write	x	04H				
Sleep			Write	x	FOH							
Abort			Write	X	80H							

4.4 LH28F016SANS-70 -Performance Enhancement Command Bus Definitions

ADDRESS

BA = Block Address PA = Page Buffer Address RA = Extended Register Address WA = Write Address X = Don't Care DATA AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data

WC (L.H) = Word Count (Low, High) BC (L.H) = Byte Count (Low, High) WD (L.H) = Write Data (Low, High)

. -

LHF16SZB

NOTES:

1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps. 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.

3. A_0 is automatically complemented to load second byte of data. BYTE# must be at V_{μ} . A_0 value determines which WD/BC is supplied first: $A_0 = 0$ looks at the WDL/BCL, $A_0 = 1$ looks at the WDH/BCH. 4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.

5. In x16 mode, only the lower byte DQ₆₋₇ is used for WCL and WCH. The upper byte DQ₈₋₁₅ is a don't care.

6. PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.

7. This command allows the user to swap between available Page Buffers (0 or 1).

8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.

9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the LH28F800SU User's Manual.

10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.

11. Unless you issue Erase-Suspend command, It is no necessary to input DOH on third bus cycle.

4.5 Compatible Status Register

WSM	S ESS	ES	DWS	VPPS	R	R	R		
7	6	5	4	3	2	1	0		
CSR.7 =	WRITE STATE MAC 1 = Ready 0 = Busy	HINE STATUS	RY/BY# output or termine completic Erase or Data W bit (ESS, ES or D	n of an opei rite) before	nust be chec ration (Erase the appropria	Suspend, ate Status			
CSR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase in Progress/Completed									
CSR.5 =	ERASE STATUS (ES 1 = Error in Block Era 0 = Successful Block	asure		If DWS and ES are set to "1" during an erase at- tempt, an improper command sequence was en- tered. Clear the CSR and attempt the operation again.					
CSR.4 =	DATA-WRITE STATI 1 = Error in Data Wri 0 = Data Write Succe	te		The VPPS bit, un	like an A/D c	converter, do	es not pro-		
CSR.3 =	V_{pp} STATUS (VPPS) $1 = V_{pp}$ Low Detect, 0 $0 = V_{pp}$ OK		rt	vide continuous indication of V_{pp} level. The WS interrogates V_{pp} 's level only after the Data-Write Erase command sequences have been entered, ar informs the system if V_{pp} has not been switched o VPPS is not guaranteed to report accurate feedbac between V_{ppL} and V_{ppH} .					

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use: mask them out when polling the CSR.

LHF16SZB

- '

• •

WSMS	S OSS	DOS	DSS	QS	PBAS	PBS	PBSS				
7	6	5	4	3	2	1	0				
					NC	DTES:					
GSR.7 =	WRITE STATE M	ACHINE STAT	US (WSMS)	[1] RY/	BY# output or W	/SMS bit mus	t be checked				
	1 = Ready			to dete	rmine completi	on of an ope	ration (Block				
	0 = Busy				uspend, any R		- ·				
					atus Bits, Erase						
				appropr success	iate Status bit (C 5.	DSS or DOS) i	s checked for				
GSR.6 =	OPERATION SUS	SPEND STATU	JS (OSS)								
	1 = Operation Sus	pended									
	0 = Operation in F	rogress/Comp	oleted								
GSR.5 =	DEVICE OPERAT	ION STATUS	(DOS)								
	1 = Operation Uns										
	0 = Operation Suc	cessful or Cu	rently Running	l							
GSR.4 =	DEVICE SLEEP	STATUS (DSS)								
	1 = Device in Slee	ep 🛛									
	0 = Device Not in	Sleep									
MATRIX	5/4										
	00 = Operation Su Running	uccessful or Ci	urrently	lf opera	If operation currently running, then $GSR.7 = 0$.						
	01 = Device in Sle 10 = Operation U	-	ending Sleep	If device pending sleep, then GSR.7 = 0.							
	11 = Operation U		Aborted	Operat comma	ion aborted: U .nd.	nsuccessful	due to Abor				
GSR.3 =	QUEUE STATUS	(QS)									
	1 = Queue Full										
	0 = Queue Availa	ble									
GSR.2 =	PAGE BUFFER A					~					
	1 = One or Two F		vailable	The de	vice contains tw	o Page Buffe	rs.				
	0 = No Page Buff	er Available									
GSR.1 =	PAGE BUFFER S										
	1 = Selected Pag		y	.							
	0 = Selected Pag	e Buffer Busy		Selecte operati	ed Page Buffer i on.	s currently bu	isy with WSN				
GSR.0 =	PAGE BUFFER S	SELECT STAT	'US (PBSS)								
	1 = Page Buffer 1	Selected									
	0 = Page Buffer (hatrala2									

NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

15

ار وحبت الدامية فالمحاد المحد الالارين

....

LHF16SZB

BS	BLS	BOS	BOAS	QS	VPPS	R	R				
7	6	. 5	4	3	2	1	0				
	<u> </u>			NOTES:							
BSR.7 =	BLOCK STATU	S (BS)		[1] RY/BY# output or BS bit must be checked to deter-							
	1 = Ready			•	on of an operat	•					
	0 = Busy			-	Data Write) befo						
				tus bits (BOS,	BLS) is checked	for success.					
BSR.6 =	BLOCK-LOCK S										
	1 = Block Unlock										
	0 = Block Locke	d for write/Eras	e								
BSR.5 =	BLOCK OPERA	TION STATUS	(BOS)								
	1 = Operation U										
	0 = Operation S										
	Currently R	unning									
BSR.4 =	BLOCK OPERA	TION ABORT S	STATUS								
	(BOAS)										
	1 = Operation A	borted		The BOAS bit	will not be set u	ntil BSR.7 = 1	i .				
	0 = Operation N	ot Aborted									
MATRIX	5/4										
	00 = Operation	Successful or									
	Currently F	lunning									
	01 = Not a valid										
	10 = Operation										
	11 = Operation	Aborted		Operation halt	ed via Abort con	nmand.					
BSR.3 =	QUEUE STATU	S (QS)									
	1 = Queue Full										
	0 = Queue Avail	able									
BSR.2 =	V STATUS (V	PPS)									
	1 = V _{pp} Low Det		\bort				-				
	0 = V _{pp} OK										

NOTES:

.

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS These bits are reserved for future use; mask them out when polling the BSRs. 1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

المعالمين بالمراجع وحاربون

5.0 ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings*

Temperature Under Bias 0°C to + 80°C Storage Temperature - 65°C to + 125°C "WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

.

V_{cc} = 3.3V \pm 0.3V Systems⁽⁴⁾

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	V	
VPP	VPP Supply Voltage with Respect to GND	2	- 0.2	14.0	V	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	V _{CC} + 0.5	V	
	Current into any Non-Supply Pin			± 30	mA	
Ιουτ	Output Short Circuit Current	3		100	mA	

$\rm V_{cc}$ = 5.0V \pm 0.5V Systems^{(4)}

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1	0	70	.c	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	V	
VPP	VPP Supply Voltage with Respect to GND	2	- 0.2	14.0	V	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	7.0	V	
J	Current into any Non-Supply Pin			± 30	mA	
Ιουτ	Output Short Circuit Current	3		100	mA	

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level may undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{cc} + 0.5V which, during transitions, may overshoot to V_{cc} + 2.0V for periods < 20 ns. 3. Output shorted for no more than one second. No more than one output shorted at a time.

4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

LHF16SZB

5.2 Capacitance

For a 3.3V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
CIN	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T _A = 25°C, f = 1.0 MHz
COUT	Capacitance Looking into an Output Pin	1	8	12	pF	T _A = 25°C, f = 1.0 MHz
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For $V_{CC} = 3.3V \pm 0.3V$
	Equivalent Testing Load Circuit			2.5	ns	50Ω transmission line delay

For a 5.0V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T _A = 25°C, f = 1.0 MHz
COUT	Capacitance Looking into an Output Pin	1	8	12	pF	T _A = 25°C, f = 1.0 MHz
	Load Capacitance Driven by Outputs			100	pF	For $V_{CC} = 5.0V \pm 0.5V$
COAD	for Timing Specifications	1		30	pF	For V _{CC} = 5.0V ± 0.25V
	Equivalent Testing Load Circuit V _{cc} ±10%			2.5	ns	25Ω transmission line delay
	Equivalent Testing Load Circuit V _{CC} ±5%			2.5	ns	83Ω transmission line delay

NOTE:

1. Sampled, not 100% tested.

18

- - - - -

.....

.

- -

LHF16SZB

5.3 Timing Nomenclature

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

 $t_{cE} = t_{ELov}$ time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)

toE talov time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)

- t_{ACC} t_{AVOV} time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
- t_{AS} t_{AVWH} time(t) from address (A) valid (V) to WE# (W) going high (H)

 t_{DH} t_{whDX} time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
Α	Address Inputs	н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE# (Chip Enable)	X	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
w	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready/Busy#)		
v	Any Voltage Level		
Y	3/5# Pin		
5V	V _{CC} at 4.5V Minimum		
3V	V _{CC} at 3.0V Minimum		

19





AC test inputs are driven at V_{OH} (2.4 V_{TR}) for a Logic "1" and V_{OL} (0.45 V_{TR}) for a Logic "0." Input timing begins at V_{H} (2.0 V_{TR}) and V_{L} (0.8 V_{TR}). Output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.





AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.

Figure 6. Transient Input/Output Reference Waveform ($V_{cc} = 3.3V$)

- - -



LHF16SZB



21

.....

.. ..

.

يروا المتحادية والمستقلة المستقدات والوالي

LHF16SZB

5.4 DC Characteristics

 $V_{cc} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to + 70°C 3/5# = Pin Set High for 3.3V Operations

.

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
կլ	Input Load Current	1			± 1	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
ILO	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
Iccs	V _{CC} Standby Current	1,4		50	100	μA	$V_{CC} = V_{CC}$ Max, CE ₀ #, CE ₁ #, RP# = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$
				1	4	mA	V _{CC} = V _{CC} Max, CE ₀ #, CE ₁ #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}
ICCD	V _{CC} Deep Power-Down Current	1		1	5	μA	RP# = GND ± 0.2V
ICCR1	V _{CC} Read Current	1,3,4		30	35	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: \; CE_0\texttt{\#}, \; CE_1\texttt{\#} = GND \pm 0.2V \\ BYTE\texttt{\#} = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: \; CE_0\texttt{\#}, \; CE_1\texttt{\#} = V_{IL}, \\ BYTE\texttt{\#} = V_{IL} \; or \; V_{IH} \\ Inputs = V_{IL} \; or \; V_{IH}, \\ f = 8 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
I _{CCR} 2	V _{CC} Read Current	1,3,4		15	20	mA	$ \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS: CE_{0}\#, CE_{1}\# = GND \pm 0.2V, \\ BYTE\# = V_{CC} \pm 0.2V \; or \; GND \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL: CE_{0}\#, CE_{1}\# = V_{1L} \\ BYTE\# = V_{1H} \; or \; V_{1L} \\ Inputs = V_{1L} \; or \; V_{1H}, \\ f = 4 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $
lccw	V _{CC} Write Current	1		8	12	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1		6	12	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2		3	6	mA	CE ₀ #, CE ₁ # =V _{IH} Block Erase Suspended
IPPS	VPP Standby Current	1		±1	± 10	μΑ	V _{PP} ≤ V _{CC}
IppD	V _{PP} Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V

DC Characteristics (Continued)

 $V_{cc} = 3.3V \pm 0.3V$, $T_{A} = 0^{\circ}C$ to + 70°C

3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPPR	VPP Read Current	1			200	μА	VPP > VCC
Ippw	VPP Write Current	1		10	15	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
IPPE	VPP Erase Current	1		4	10	mA	VPP = VPPH, Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1			200	μA	V _{PP} = V _{PPH} , Block Erase Suspended
VIL	Input Low Voltage		- 0.3		0.8	V	
VIH	Input High Voltage		2.0		V _{CC} + 0.3	v	
V _{OL}	Output Low Voltage				0.4	V	V _{CC} = V _{CC} Min and I _{OL} = 4 mA
V _{OH} 1	Output High Voltage		2.4			V	I _{OH} = - 2.0 mA V _{CC} = V _{CC} Min
V _{OH} 2			V _{CC} - 0.2			v	I _{OH} = - 100 μA V _{CC} = V _{CC} Min
VPPL	VPP during Normal	-	0.0		0.2	V	
	Operations	5	Vcc -0.2		6.5	V	
VPPH	VPP during Write/ Erase Operations		11.4	12.0	12.6	v	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V_{cc} = 3.3V, V_{PP} = 5.0V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I_{cccs} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{cccs}

and I_{ccR} . 3. Automatic Power Saving (APS) reduces I_{ccR} to less than 1 mA in static operation. 4. CMOS Inputs are either $V_{cc} \pm 0.2V$ or GND $\pm 0.2V$. TTL Inputs are either V_{IL} or V_{IH} . 5. V_{PPL} in read is V_{cc} - 0.2V < V_{PPL} < 5.5V or GND < V_{PPL} < GND + 0.2V.

5.5 DC Characteristics

 $V_{cc} = 5.0V \pm 0.5V$, $T_A = 0^{\circ}C$ to + 70^oC 3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
اير	Input Load Current	1			± 1	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
ILO	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
lccs	V _{CC} Standby Current	1,4		50	100	μA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CE_0 \#, \; CE_1 \#, \; RP \# = V_{CC} \pm 0.2V \\ \text{BYTE} \#, \; WP \#, \; 3/5 \# = V_{CC} \pm 0.2V \; \text{or} \\ \text{GND} \pm 0.2V \end{array}$
				2	4	mA	V _{CC} = V _{CC} Max, CE ₀ #, CE ₁ #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}
ICCD	V _{CC} Deep Power-Down Current	1		1	5	μA	RP# = GND ± 0.2V
ICCR1	V _{CC} Read Current	1,3,4		50	60	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max, \\ CMOS : CE_0 \texttt{#}, \; CE_1 \texttt{#} = GND \pm 0.2V \\ BYTE \texttt{#} = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ TTL : CE_0 \texttt{#}, \; CE_1 \texttt{#} = V_{IL}, \\ BYTE \texttt{#} = V_{IL} \; or \; V_{IH} \\ Inputs = V_{IL} \; or \; V_{IH}, \\ f = 10 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
I _{CCR} 2	V _{CC} Read Current	1,3,4		30	35	mA	$\begin{split} &V_{CC} = V_{CC} \; \text{Max}, \\ &CMOS: CE_0 \#, CE_1 \# = GND \pm 0.2V, \\ &BYTE \# = V_{CC} \pm 0.2V \; \text{or} \; GND \pm 0.2V \\ &Inputs = GND \pm 0.2V \; \text{or} \; V_{CC} \pm 0.2V, \\ &TTL: CE_0 \#, CE_1 \# = V_{IL} \\ &BYTE \# = V_{IH} \; \text{or} \; V_{IL} \\ &Inputs = V_{IL} \; \text{or} \; V_{IH}, \\ &f = 5 \; \text{MHz}, \; I_{OUT} = 0 \; \text{mA} \end{split}$
Iccw	V _{CC} Write Current	1		25	35	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1		18	25	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2		5	10	mA	CE ₀ #, CE ₁ # =V _{IH} Block Erase Suspended
IPPS	VPP Standby Current	1			± 10	μA	V _{PP} ≤ V _{CC}
IPPD	V _{PP} Deep Power-Down Current	1		0.2	5	μΑ	RP# = GND ± 0.2V

للما فرجعهم بصفرين فصبا المنا متنصبت الانتصاب مستما

- -

DC Characteristics (Continued)

 $V_{cc} = 5.0V \pm 0.5V$, $T_{A} = 0^{\circ}C$ to + 70°C

3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPP8	VPP Read Current	1		65	200	μA	VPP > VCC
IPPW	VPP Write Current	1		7	12	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
IPPE	VPP Erase Current	1		5	10	mA	V _{PP} = V _{PPH} , Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1		65	200	μA	V _{PP} = V _{PPH} , Block Erase Suspended
VIL	Input Low Voltage		- 0.5		0.8	V	
VIH	Input High Voltage		2.0		V _{CC} + 0.5	V	
VOL	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 5.8$ mA
V _{OH} 1	Output High Voltage		0.85 V _{CC}			V	$l_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V _{OH} 2			V _{CC} - 0.4			v	I _{OH} = - 100 µA V _{CC} = V _{CC} Min
VPPL	VPP during Normal		0.0		0.2	V	
	Operations	5	Vcc -0.2		6.5	V	
VPPH	V _{PP} during Write/ Erase Operations		11.4	12.0	12.6	V	
VLKO	V _{CC} Erase/Write Lock Voltage		2.0			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V_{cc} = 5.0V, V_{pp} = 5.0V, T = 25°C. These currents are valid for

all product versions (package and speeds). 2. I_{cces} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{cces} and I_{ccR}. 3. Automatic Power Saving (APS) reduces I_{ccR} to less than 2 mA in Static operation. 4. CMOS Inputs are either V_{cc} \pm 0.2V or GND \pm 0.2V. TTL Inputs are either V_{IL} or V_{IH}. 5. V_{PPL} in read is V_{cc} \div 0.2V < V_{PPL} < 5.5V or GND < V_{PPL} < GND + 0.2V.

5.6 AC Characteristics - Read Only Operations⁽¹⁾

T_A =0°C to +70°C

			Vcc=3.	3V±0.3V	14-14-
Symbol	Parameter	Notes	Min	Max	- Units
tavav	Read Cycle Time		120		ns
TAVEL	Address Setup to CE# Going Low	3,4	10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		ns
tavov	Address to Output Delay			120	ns
telov	CE# to Output Delay	2		120	ns
t PHQV	RP# High to Output Delay			620	ns
tGLQV	OE# to Output Delay	2		45	ns
telox	CE# to Output in Low Z	3	0		ns
tehoz	CE# to Output in High Z	3		50	ns
tGLQX	OE# to Output in Low Z	3	0		ns
tGHQZ	OE# to Output in High Z	3		30	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns
tflqv tfhqv	BYTE# to Output Delay	3		120	ns
tFLQZ	BYTE# Low to Output in High Z	3		30	ns
telfl telfh	CE# Low to BYTE# High or Low	3		5	ns

26

....

AC Characteristics - Read Only Operations⁽¹⁾ (Continued)

T_A =0°C to +70°C

			Vcc=5.0	V±0.25V	Vcc=5.	Units	
Symbol	Parameter	Notes	Min	Max	Min	Max	
tavav	Read Cycle Time		70		80		ns
TAVEL	Address Setup to CE# Going Low	3,4	10		10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		ns
tavov	Address to Output Delay			70		80	ns
telov	CE# to Output Delay	2		70		80	ns
t PHQV	RP# High to Output Delay			400		480	ns
tGLQV	OE# to Output Delay	2		30		35	ns
telox	CE# to Output in Low Z	3	0		0		ns
tehoz	CE# to Output in High Z	3		25		30	ns
tGLQX	OE# to Output in Low Z	3	0		0	L	ns
tGHQZ	OE# to Output in High Z	3		25		30	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		o		ns
t _{FLQV} t _{FHQV}	BYTE# to Output Delay	3		70		80	ns
^t FLQZ	BYTE# Low to Output in High Z	3		25		30	ns
	CE# Low to BYTE# High or Low	3		5		5	ns

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6. 2. OE# may be delayed up to $t_{ELOV} - t_{GLOV}$ after the falling edge of CE# without impact on t_{ELOV} . 3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.



.....

LHF16SZB



LHF16SZB



29

LHF16SZB



Figure 11. V_{CC} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Note	Min.	Max.	Unit
tplyl tplyh	RP# Low to 3/5# Low (High)		0		μs
tylph tyhph	3/5# Low (High) to RP# High	1	2		μs
tPL5V tPL3V	RP# Low to V_{CC} at 4.5V Minimum (to V_{CC} at 3.0V min or 3.6V max.)	2	0		μs
teleh	RP# Low Hold Time		100		ns
t5VPH	V _{CC} at 4.5V to RP# High	3	100		ns
tзvpн	V _{CC} at 3.0V to RP# High	3	100		ns
tAVQV	Address Valid to Data Valid for $V_{CC} = 5V \pm 10\%$	4		80	ns
tphqv	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	4		480	ns

NOTES:

CE0#, CE1# and OE# are switched low after Power-Up.

1. Minimum of 2µs is required to meet the specified tPHQV times.

2. The power supply may start to switch concurrently with RP# going Low. RP# is required to stay low, until Vcc stays at recommended operating voltage.

3. Th address access time and RP# high to data valid time are shown for 5V V_{CC} operation. Refer to the AC Characteristics Read Only Operations 3.3V V_{CC} operation and all other speed options.

			Vcc	=3.3V±0	Unit	
Symbol	Parameter	Notes	Min	Тур	Max	
tavav	Write Cycle Time		120			ns
tvpwh	VPP Setup to WE# Going High	3	100			ns
t PHEL	RP# Setup to CE# Going Low		480			ns
telwl	CE# Setup to WE# Going Low		10			ns
t _{avwh}	Address Setup to WE# Going High	2,6	75			ns
t _{DVWH}	Data Setup to WE# Going High	2,6	75			ns
twLwH	WE# Pulse Width		75		L	ns
twhdx	Data Hold from WE# High	2	10		<u> </u>	ns
twhax	Address Hold from WE# High	2	10			ns
t WHEH	CE# Hold from WE# High		10			ns
twhwl.	WE# Pulse Width High		45			ns
tGHWL	Read Recovery before Write		0			ns
tWHRL	WE# High to RY/BY# Going Low				100	ns
tRHPL.	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
tphwL	RP# High Recovery to WE# Going Low		1			μs
twhGL	Write Recovery before Read		95			ns
tavvl	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
twhqv1	Duration of Word/Byte Write Operation	4,5	5	9		μs
twhav2	Duration of Block Erase Operation	4	0.3	1		s

5.8 AC Characteristics for WE# - Controlled Command Write Operations⁽¹⁾

			Vcc	=5.0V±0	.25V	Vcc	=5.0V±	0.5V	Unit
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	
tavav	Write Cycle Time		70			80			ns
tvpwh	VPP Setup to WE# Going High	3	100			100			ns
t PHEL	RP# Setup to CE# Going Low		480			480			ns
telwl	CE# Setup to WE# Going Low		0			0			ns
tavwh	Address Setup to WE# Going High	2,6	50			50			ns
tovwн	Data Setup to WE# Going High	2,6	50			50		<u> </u>	ns
twlwh	WE# Pulse Width		40			50		<u> </u>	ns
twhox	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10			ns
twhwL	WE# Pulse Width High		30			30			ns
tGHWL	Read Recovery before Write		0			0			ns
twhRL	WE# High to RY/BY# Going Low				100			100	ns
trhpl	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
^t PHWL	RP# High Recovery to WE# Going Low		1			1			μs
twhgl	Write Recovery before Read		60			65			ns
tavvi.	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t _{WHQV} 1	Duration of Word/Byte Write Operation	4,5	4.5	6		4.5	6		μs
twhav2	Duration of Block Erase Operation	4	0.3			0.3			s

AC Characteristics for WE# - Controlled Command Write Operations⁽¹⁾ (Continued) $T_{A} = 0^{\circ}C$ to + 70°C

NOTES:

. .

CE# is defined as the latter of CE_0 # or CE_1 # going Low or the first of CE_0 # or CE_1 # going High.

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of WE# for all Command Write operations.





.

Figure 12. AC Waveforms for Command Write Operations

LHF16SZB

			Vcc	=3.3V±(0.3V	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			ns
t _{PHWL}	RP# Setup to WE# Going Low	3	480			ns
t _{VPEH}	VPP Setup to CE# Going High	3	100			ns
tWLEL	WE# Setup to CE# Going Low		0		<u> </u>	ns
tAVEH	Address Setup to CE# Going High	2,6	75			ns
t _{DVEH}	Data Setup to CE# Going High	2,6	75		ļ	ns
teleh	CE# Pulse Width		75			ns
t _{EHDX}	Data Hold from CE# High	2	10			ns
t _{EHAX}	Address Hold from CE# High	2	10			ns
tEHWH	WE# Hold from CE# High		10	·		ns
tehel	CE# Pulse Width High		45			ns
tGHEL	Read Recovery before Write		0			ns
t EHRL	CE# High to RY/BY# Going Low				100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t PHEL	RP# High Recovery to CE# Going Low		1			μs
tEHGL	Write Recovery before Read		95			ns
t _{QVVL}	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
tEHQV1	Duration of Word/Byte Write Operation	4,5	5	9		μs
t _{EHQV} 2	Duration of Block Erase Operation	4	0.3			S

34

,

.			Vcc	=5.0V±0	.25V	Vcc=5.0V±0.5V			
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			ns
tenwl.	RP# Setup to WE# Going Low		480			480			ns
tvpeh	VPP Setup to CE# Going High	3	100			100			ns
t WLEL	WE# Setup to CE# Going Low		0			0			ns
taveh	Address Setup to CE# Going High	2,6	50			50			ns
toven	Data Setup to CE# Going High	2,6	50			50			ns
teleh	CE# Pulse Width		40			50			ns
t _{EHDX}	Data Hold from CE# High	2	0			0			ns
tehax	Address Hold from CE# High	2	10			10			ns
tенwн	WE# Hold from CE# High		10			10			ns
tehel	CE# Pulse Width High		30			50			ns
t _{GHEL}	Read Recovery before Write		0			0			ns
tEHRL	CE# High to RY/BY# Going Low				100			100	ns
^t RHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	ο			0			ns
^t PHEL	RP# High Recovery to CE# Going Low		1			1			μs
t _{EHGL}	Write Recovery before Read		60			65			ns
tavvi.	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			o			μs
tehov1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t _{EHQV} 2	Duration of Block Erase Operation	4	0.3			0.3			s

AC Characteristics for CE# - Controlled Command Write Operations⁽¹⁾ (Continued) T_i = 0^oC to + 70^oC

NOTES:

CE# is defined as the latter of CE_0 or CE_1 going Low or the first of CE_0 or CE_1 going High.

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.

LHF16SZB



Figure 13. Alternate AC Waveforms for Command Write Operations

5.10 AC Characteristics for Page Buffer Write Operations⁽¹⁾

 $T_{A} = 0^{\circ}C \text{ to } + 70^{\circ}C$

			Vcc	=3.3V±0.3V		
Symbol	Parameter	Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			ns
tELWL	CE# Setup to WE# Going Low		10			ns
tavwl	Address Setup to WE# Going Low	3	0			ns
t _{D/WH}	Data Setup to WE# Going High	2	75			ns
twlwh	WE# Pulse Width		75			ns
twhox	Data Hold from WE# High	2	10			ns
twhax	Address Hold from WE# High	2	10			ns
WHEH	CE# Hold from WE# High		10			ns
twhwl.	WE# Pulse Width High		45			ns
tghwl.	Read Recovery before Write		0			ns
twhgl.	Write Recovery before Read		95			ns

	_		Vcc	=5.0V±0	.25V	Vcc	=5.0V±	0.5V	
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			ns
telwl	CE# Setup to WE# Going Low		0			0			ns
tavwl	Address Setup to WE# Going Low	3	0			0			лs
tovwh	Data Setup to WE# Going High	2	50			50			ns
twlwh	WE# Pulse Width		40			50			ns
twhox	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twhen	CE# Hold from WE# High		10			10			ns
twhwL	WE# Pulse Width High		30			30			ns
tGHWL	Read Recovery before Write		0			0			ns
twhgl	Write Recovery before Read		60			65			ns

NOTES:

CE# is defined as the latter of CE_o # or CE_i # going Low or the first of CE_o # or CE_i # going High.

1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire WE# Low pulse.

LHF16SZB



Figure 14. Page Buffer Write Timing Waveforms

5.11 Erase and Word/Byte Write Performance

 $V_{cc} = 3.3V \pm 0.3V$, $T_{A} = 0^{\circ}C$ to + 70°C

Symbol	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
twnnn1	Word/Byte Write Time	2		9		μs	
twhRH2	Block Write Time	2		0.6	2.1	s	Byte Write Mode
twhen3	Block Write Time	2		0.3	1.0	s	Word Write Mode
	Block Erase Time	2		0.8	10	S	
	Full Chip Erase Time	2		25.6		s	

$V_{cc} = 5.0V \pm 0.5V$, $T_{A} = 0^{\circ}C$ to + 70°C

Symbol	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
twnnn1	Word/Byte Write Time	2		6		μs	
twheel2	Block Write Time	2		0.4	2.1	s	Byte Write Mode
twhRH3	Block Write Time	2		0.2	1.0	s	Word Write Mode
	Block Erase Time	2		0.6	10	s	
	Full Chip Erase Time	2		19.2		s	

NOTES: 1. 25°C, V_{pp} = 5.0V. 2. Excludes System-Level Overhead.

Flash Memory, 16 Mbit, 56 SSOP, Flashfile, Symmetrically Block, LH28F016SANS-70