SHARP			<u>No; RD-96930</u>
RELIA	BILITY	TEST	REPORT
Product	ype: Smart voltag	ge 8 M bit flash	memory
Model No.	: LH2	8F008SC1	<u> </u>
Package	: 40Pin T	SOP (TSOP040	-P-1020)
	Date: OCT.	2, 1996	
			` ,

GENERAL WANAGER W. NAKAJIWA

QUALITY & RELIABILITY CONTROL CENTER TENRI INTEGRATED CIRCUITS GROUP SHARP CORPORATION

1. Quality Assurance And Reliability Testing During New Product Development

New product development begins with establishing reliability targets during the planning stage. During this stage the end applications functions and requirements are also considered in addition to the reliability targets.

Quality and reliability are built into the product from the start by having design and reliability review sessions in the development and design stages. This insures that quality and reliability levels are maintained at the preproduction and mass production stages.

2. Reliability Test Methods

Reliability tests should always have good reproducibility. Thus, reliability tests for IC devices are based upon standardized test methods. Such uniform testing standards include those established by JIS(Japanese Industrial Standard), MIL-STD(U.S. MILitary Standard), EIAJ(Electronic Industries Association of Japan) and IEC(International Electrotechnical Commission). Sharp has based its own testing methods on these standards.

3. Evaluation Results

The results attached show that Sharp has met the high quality and reliability targets which are required by the above standards.

Note: This evaluation has been performed upon a representative product which is selected from a series of related products with the same basic design, all packaged in the same package type. Therefore, these evaluation results are applicable for the following Sharp models: LH28F008SCT. LH28F008SCR

4. Other Considerations

Please confirm that the specifications of this product meet the requirements of the application.

SHARP

<u>(1/4)</u>

1-1. ENDURANCE TEST-1

No.	Test	Conditions	Reference Standards	Number of Samples		Number of Failures / Test Time		LTPD
	High	Ta=125C	JIS C 7022:B-1		240h	500h	1 000h	
1	Temperature	Vcc/Vpp=6.5V	WIL-STD-883C 1005.6	153	0	0	0	1.5%
	Operation	1 000h						
2	High Temp.	Ta=140C	JIS C 7022:B-3		240h	500h	1 000h	
	Storage	1 000h	MIL-STD-883C 1008.2	45	0	0	0	5%
3	Low Temp.	Ta=-65T	JIS C 7022:B-4		240h	500h	1 000h	
	Storage	1 000h		11	0	0	0	20%
	High Temp.	Ta=60C, 90%RH			240h	500h	1 000h	
4	High Humi.	1 000h	JIS C 7022:B-5	22	0	0	0	10%
	Storage							
	High Temp.	Ta=857, 85%RH			240h	500h	1 000h	
5	Bigh Humi.	Vcc/Vpr=5.5V	JIS C 7022:B-5	76	0	0	0	3%
	Bias	1 000h						

1-2. ENDURANCE TEST-2

No.	Test	Conditions	Reference Standards	Number of Samples	Number of Failures	LTPD
6	Thermal	Ta=-657(5min)~1507(5min)	JIS C 7022:A-3	45	0	5%
	Shock	100сус	₩IL-STD-883C 1011.7			
7	Тетр.	Ta=-657(30min)~1507(30min)	JIS C 7022:A-4	76	0	3%
	Cycling	500сус	MIL-STD-883C 1010.7			
8	Temp. & Humi.	Ta=-10T~65T, 90~96%RH	JIS C 7022:A-5	22	0	10%
	Cycling	1cyc/24h 10cyc	WIL-STD-883C 1004.7			
9	Solt	Solt Concentration=5wt%				
	Atmosphere	Solt Fog Temp. =35C	JIS C 7022:A-12	22	0	10%
		Spray Rate=10~50g/m²/d	MIL-STD-883C 1009.7			
		24h				

CRITERIA

- No. 1 ~ 8 : To maintain electrical characteristics within the limits established in the specifications of each device.
- No.9 : To maintain electrical characteristics within the limits established in the specifications of each device.

There is no evidence of damage to the body material or lead finish of each device. All package marking is remain visible to the naked eye.



No.	Test	Conditions	Reference Standards	Number of Samples	Number of Failures	LTPD
	[Series Test] Baking	Ta=150℃ 20h				-
10	↓ Moisture Absorption	Ta=30°, 70 % 96h	EIAJ ED-4701:B-101	. 22		10%
	I.R Soldering ↓ PCT	Highest Temp. =240T. 230T~240T. 15s Ta=121T. 100%RH. No Bias 2×10 ⁵ Pa{2atm}. 100h			0	

1-3. ENDURANCE TEST-3

CRITERIA

No.10 : To maintain electrical characteristics within the limits established in the specifications of each device.

There is no evidence of damage to the body material(i.e. Package cracking)

2. ERASE/WRITE CYCLING TEST

No.	Test	Conditions	Number of Cycles	Number of Samples	Number of Failures	Failure Rate	Note
1	Erase/ Write Cycling	Ta=0, 70°	10k	752	0	76 DPM/Block	Confidence Level=60%
	Cycring		100k		0	305 DPM/Block	

CRITERIA

No. 1 : To maintain electrical characteristics within the limits established in the specifications of each device.

SHARP

<u>(3/4)</u>

3. MECHANICAL TEST

No.	Test	Conditions	Reference Standards	Number of Samples	Number of Failures	LTPD
		100~2 000~100Hz. 4min	JIS C 7022:A-10			
1	Vibration	200m/s ² {20G}	MIL-STD-883C 2007.1	11	. 0	20%
		X.Y.Z each 4times.total 48min				
2	Shock	15 000m/s ² {1 500G}	JIS C 7022:A-7	11	0	20%
		0.5ms, ±X.±Y.±Z each 3 times	MIL-STD-883C 2002.3			
3	Acceleration	200 000m/s ² {20 000G}	JIS C 7022:A-9	11	0	20%
		±X.±Y.±Z each 1 min	MIL-STD-883C 2001.2			
		A specified load ¥ is applied				
	Terminal	to the tip of each lead is	JIS C 7022:A-11			
4	Strength	bent once through a 90° arc	MIL-STD-883C 2004.5	5	0	50%
	(Bending)	and back.				
		0.25 • 0.5 • 1.25 N 1 time				
	Terminal	A specified load # is applied				
5	Strength	in a direction parallel to	JIS C 7022:A-11	5	0	50%
	(Tension)	the lead axis.	MIL-STD-883C 2004.5		-	
	ļ	0.5 • 1.0 • 2.5 N 10s				
6	Solderability	230°C 5s	JIS C 7022:A-2	11	0	20%
	. .,	Used with rosin flux	MIL-STD-883C 2003.5			

The specified load is determined by nominal cross section.

CRITERIA

- No. 1, 2, 3 : To maintain electrical characteristics within the limits established in the specifications of each device.
- No. 4.5 : There is no evidence of damage to the body. There is no broken or cracked lead (terminals).
- No.6 : Lead coverage of at least 95% with a continuous solder coating. Pinholes and voids are not concentrated in one area and exceed 5% of the total area.

SHARP

(4/4)

4. MISCELLANEOUS

No.	Test	Conditions	Reference Standards	Number of Samples	Number of Failures	LTPD
1	Permanence of Marking		EIAJ ED-4701:C-121 (Solvent):Acetone, Butyl acetate, Isopropyl alcohol, Ethyl alcohol	11(each)	0	20%

Test	Conditions	Reference	Number Of	Condition	ESD/Latch-up Str			Strengt	h
		Standards	Samples		≥0. 4k	Ø20. 6k	≥0. 8k	≥1. 0kV	
Electro-		EIAJ		GND, +				0	
static	C=100pF	ED-4701	3(each)	GND, -				0	
discharges	R=1.5kΩ	C-111		VCC, +				0	
				VCC, -				0	
	Current				≧40mA	≧60mA	≥80 m A	≥100mA	
	application	EIAJ		+				0	
Latch-up	test	ED-4701-1	3(each)	-				0	
	Tp=10ms, Toff=	C-113							
	500ms, VccMAX						•	0	
	Electro- static discharges	Electro- static C=100pF discharges R=1.5kΩ Current application test Tp=10ms, Toff=	Electro- staticEIAJstaticC=100pFED-470IdischargesR=1.5kΩC-111Latch-upCurrent applicationEIAJLatch-uptestED-470I-1Tp=10ms, Toff=C-113	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Image: StandardsStandardsSamples $\geqq 0.4k^2$ Electro- staticEIAJ ED-4701 $GND, +$ $GND, +$ staticC=100pFED-4701 $3(each)$ $GND, -$ dischargesR=1.5k Ω C-111 $VCC, +$ kVCC, -VCC, - $VCC, -$ Latch-uptestED-4701-1 $3(each)$ $+$ Tp=10ms, Toff=C-113 $ -$	Image: StandardsStandardsSamples $\geqq 0.4 \text{ kV} \geqq 0.6 \text{ kV}$ Electro- staticEIAJ ED-4701 $GND, +$ \square staticC=100pFED-4701 $3(\text{each})$ GND, \square dischargesR=1.5k Ω C-111 $VCC, +$ \square kVCC, - \square \square \square kLatch-uptestED-4701-1 $3(\text{each})$ $+$ \square Tp=10ms, Toff=C-113 \square \square \square	StandardsSamples $\ge 0.4kV \ge 0.6kV \ge 0.8kV$ Electro- staticEIAJ $ED-4701$ GND, +IIdischargesR=1.5k Ω C-111GND, -IIVCC, +IIIIIVCC, -IIIIILatch-uptestED-4701-13(each)IIITp=10ms, Toff=C-113IIII	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

•○ Pass, •× NG, •- No measurement

CRITERIA

- No.1: There is no evidence of damage to the device and package marking which are no missing in whole or in part.
- No.2: To maintain electrical characteristics within the limits established in the specifications of each device.

SHARP

No.3: No latch-up occurs.

LH28Fxxx FLASH MEMORY FLASH NON-VOLATILE MEMORY FLASH E2ROM FLASH ROM READ ONLY MEMORY ETOX