

FEATURES

- Load voltage, 15 V
- Load current, 150 mA
- Switching capability up to 50 MHz
- Blocking capability dependent upon signal dv/dt
- Low and typical R_{ON} , 5 Ω
- 1 ms actuation time
- Low power consumption
- 3750 Vrms I/O isolation
- Balanced switching
- Linear ac/dc operation
- Clean, bounce-free switching
- High-reliability monolithic receptor
- Surface-mountable
- UL Recognized

APPLICATIONS

- Protection switching (T1 sparing)
 - Digital access cross connects
 - D-type channel breaks
 - Intraoffice data routing
- Transmission switching
 - T1 multiplexing
 - DSO (64 Kbits/s)
 - DS1 (1.544 Mbits/s)
 - E1, DS1A (2.048 Mbits/s)
 - DS1C (3.152 Mbits/s)
 - DS2 (6.312 Mbits/s)
- Instrumentation
 - Scanners
 - Testers
 - Measurement equipment

DESCRIPTION

The LH1514 is a DPST normally open (2 Form A) SSR that can be used in balanced high-frequency applications like T1 switching. With its low ON-resistance and high actuation rate, the LH1514 is also very attractive as a general-purpose 2 Form A SSR for balanced signals.

The relays are constructed using a GaAlAs LED for actuation control and an integrated monolithic die for the switch output. The die, fabricated in a dielectrically isolated Smart Power BiCMOS, is comprised of a photodiode array, switch control circuitry, and NMOS switches.

In balanced switching applications, internal circuitry shunts high-frequency signals between two poles when the SSR is off. This balanced T termination technique provides high isolation for the load.

The relay is packaged in an 8-pin, plastic DIP (LH1514AB) or in a surface-mount gull wing (LH1514AAC).

Figure 1. Functional Diagram






Figure 2. Pin Diagram and Pin Outs



Functional Description

Figure 3 shows the switch characteristics of the relay. The relay exhibits an ON-resistance that is exceptionally linear up to the knee current (I_K). Beyond I_K , the incremental resistance decreases, minimizing internal power dissipation.

Figure 3. Typical ON Characteristics



In a 2 Form A relay, to turn the relay on, forward current is applied to the LED. The amount of current applied determines the amount of light produced for the photodiode array.

This photodiode array develops a drive voltage for both NMOS switch outputs. For high-temperature or high-load current operations, more LED current is required.

Absolute Maximum Ratings At 25°C

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in

For high-frequency applications, the LH1514 must be wired as shown in the Figure 16 application diagram to minimize transmission crosstalk and bleed-through. A single LH1514 package switches a single transmit twisted pair or a single receive twisted pair. In this configuration when the SSR is turned off, the SSR carries high-frequency signals by shunting them through the SSR, thereby isolating the transformer load.

When switching alternate mark inversion (AMI) coding transmission, the most critical SSR parameter is dv/dt bleed-through. This bleed-through is a result of the rise and fall time slew rates of the 3 V AMI pulses. The test circuit in Figure 4 illustrates these bleed-through glitches. It is important to recognize that the transmission limitations of the LH1514 are bleed-through related and not frequency related. The maximum frequency the LH1514 SSR can switch will be determined by the pulse rise and fall times and the sensitivity of the receive electronics to the resultant bleed-through.

At data rates above 2 Mbits/s, the 50 pF pole-to-pole capacitance of the LH1514 should be considered when analyzing the load match to the transmission line. Please refer to the *T1 Switching with the LH1514 SSR* Application Note for further information on load-matching and off-state blocking.

excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Value	Unit
Ambient Operating Temperature Range	T_A	-40 to +85	°C
Storage Temperature Range	T_{stg}	-40 to +150	°C
Pin Soldering Temperature ($t=10$ s max.)	T_S	260	°C
Input/Output Isolation Voltage	V_{ISO}	3750	Vrms
LED Input Ratings:			
Continuous Forward Current	I_F	50	mA
Reverse Voltage ($I_R \leq 10 \mu A$)	V_R	10	V
Output Operation:			
dc or Peak ac Load Voltage ($I_L \leq 1 \mu A$)	V_L	15	V
Continuous dc Load Current	I_L	150	mA
Each Pole, Two Poles Operating Simultaneously			
Power Dissipation	P_{DISS}	600	mW

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
LED Forward Current for Switch Turn-on ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)	I_{Fon}	8	—	20	mA

Electrical Characteristics $T_A = 25^{\circ}\text{C}$

Minimum and maximum values are testing requirements. Typical values are characteristics of the device


and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LED Forward Current or Switch Turn-on	I_{Fon}	$I_L = 100\text{ mA}$, $t = 10\text{ ms}$	—	2.0	3.0	mA
LED Forward Current for Switch Turn-off	I_{Foff}	$V_L = \pm 10\text{ V}$	0.2	1.8	—	mA
LED Forward Voltage	V_F	$I_F = 10\text{ mA}$	1.15	1.26	1.45	V
ON-resistance	R_{ON}	$I_F = 10\text{ mA}$, $I_L = \pm 50\text{ mA}$	3.0	5.0	8.0	Ω
Pole-to-pole ON-resistance Matching (S1 to S2)	—	$I_F = 10\text{ mA}$, $I_L = \pm 50\text{ mA}$	—	0.2	1.0	D Ω
Output Off-state Bleed-through*	—	$f = 1.5\text{ MHz}$ square wave $t_r/t_f = 5\text{ ns}$ (See Figure 4.)	—	70	100	mV _{peak}
Output Off-state Leakage	—	$I_F = 0\text{ mA}$, $V_L = \pm 5\text{ V}$ $V_L = \pm 15\text{ V}$	— —	3×10^{-12} 20×10^{-12}	200×10^{-9} 1.0×10^{-6}	A A
Output Off-state Leakage Pole-to-pole	—	$I_F = 10\text{ mA}$ Pins 7, 8 $\pm 3\text{ V}$ Pins 5, 6 Gnd	—	1.0	5	μA
	—	Pins 7, 8 $\pm 15\text{ V}$ Pins 5, 6 Gnd	—	2.0	50	μA
Output Capacitance Pins 5 to 6, 7 to 8	—	$I_F = 0\text{ mA}$, $V_L = 0$	—	20	—	pF
Pole-to-pole Capacitance (S1 to S2)	—	$I_F = 0\text{ mA}$, $V_L = 0\text{ V}$	—	20	—	pF
	—	$I_F = 10\text{ mA}$, $V_L = 0\text{ V}$	—	50	—	pF
Turn-on Time	t_{on}	$I_F = 10\text{ mA}$, $I_L = 20\text{ mA}$	—	0.4	1.0	ms
Turn-off Time	t_{off}	$I_F = 10\text{ mA}$, $I_L = 20\text{ mA}$	—	0.6	1.0	ms

* Guaranteed by component measurement during wafer probe.

Test Circuit

Figure 4. Off-State Bleed-Through



* 50 Ω load is derived from T1 applications where a 100 Ω load is paralleled with a 100 Ω line.

Typical Performance Characteristics

Figure 5. LED Forward Current for Switch Turn-On/Off




Figure 6. ON-Resistance vs. Temperature




Figure 7. Leakage Current vs. Applied Voltage





Figure 8. Breakdown Voltage Distribution



Typical Performance Characteristics (continued)

Figure 9. Output Isolation




Figure 10. Bleed-Through Voltage vs. Rise Time




Figure 11. Insertion Loss (per Pole) vs. Frequency




Figure 12. t_{ON}/t_{OFF} vs. Temperature




Figure 13. t_{ON} vs. LED Forward Current





Figure 14. t_{OFF} vs. LED Forward Current



Applications

Figure 15. Protection Switching Application: T1 Interface Operating; Spare in Test Loopback Mode




Figure 16. T1 Multiplexer Receive Data (Interface 1, Operating)

