

# 32× CD-ROM Decoder with ATAPI (IDE) Interface

## Overview

The LC895199K is a CD-ROM decoder IC that provides subcode read functions and an ATAPI interface integrated on the same chip.

# **Functions**

- CD-ROM ECC function
- · Subcode read function
- ATA-PI (IDE) I/F (register block, etc.)
- CAV audio function

#### **Features**

- Built-in ATAPI (IDE) I/F
- 32× speed supported:

Using EDO-DRAM (×16, 50 ns)

16.6 Mbytes/s (with IORDY)

Operating frequency: 33.8688 MHz

• 32× speed supported:

Using EDO-DRAM ( $\times$ 16, 45 ns)

16.6 Mbytes/s (without IORDY)

Operating frequency: 33.8688 MHz

• 24× speed supported:

Using EDO-DRAM (×16, 50 ns)

16.6 Mbytes/s (without IORDY)

Operating frequency: 33.8688 MHz


- 1 Mbits to 4 Mbits of buffer RAM connectable in case of DRAM
- CD main channel, C2 flag, and subcode areas in buffer RAM can be freely set by user

- Built-in batch transfer function (function for sending CD main channel, C2 flag, subcode, etc. at one time)
- Built-in multi-block transfer function (function for automatically sending several blocks at one time)
- Built-in CAV audio function
- Built-in intelligent functions (auto buffering, auto decoding, CD-R support, etc.)
- Built-in subcode P to W buffering function (NO-ECC) and CD-TEXT support
- Package: SQFP-144

# **Package Dimensions**

unit: mm

#### 3214-SQFP144



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein

#### Changes from the LC895199

Items changed from the LC895199-MK2

- Revision 4.
- The DVD-ROM and DVD-RAM interface functions have been removed.
- The buffer circuits for the DRAM pins (RAS, CAS0, CAS1, OE, WE, and A0 to A8) have been changed from 8 mA sink to 4 mA sink.
- The buffer circuits for the D/A converter output pins (DSDATA, DLRCK, DBCK) have been changed from 8 mA sink to 4 mA sink.
- The amount of external DRAM supported has been changed from 16M to 4M.
- The MCK3 output has been changed to a 1/1, 1/2, stop output.
- Settings have been added for cases when the PLL circuit is not used. (W register R46 bit 7 (set to 1) and C register R1 (set to 40h))

# **Specifications**

# Absolute Maximum Ratings at $V_{SS} = 0 V$

| Parameter                             | Symbol                              | Conditions | Ratings                         | Unit |
|---------------------------------------|-------------------------------------|------------|---------------------------------|------|
| Maximum aupply voltage                | V <sub>DD</sub> 5 max               | Ta = 25°C  | -0.3 to +6.0                    | V    |
| Maximum supply voltage                | V <sub>DD</sub> 3 max               | Ta = 25°C  | -0.3 to +4.6                    | V    |
| Input/output voltage                  | V <sub>I</sub> 15, V <sub>O</sub> 5 | Ta = 25°C  | -0.3 to V <sub>DD</sub> 5 + 0.3 | V    |
|                                       | V <sub>I</sub> 13, V <sub>O</sub> 3 | Ta = 25°C  | -0.3 to V <sub>DD</sub> 3 + 0.3 | V    |
| Allowable power dissipation           | Pd max                              | Ta ≤ 70°C  | 550                             | mW   |
| Operating temperature                 | Topr                                |            | -30 to +70                      | °C   |
| Storage temperature                   | Tstg                                |            | -55 to +125                     | °C   |
| Soldering temperature (pin part only) |                                     | 10 s       | 235                             | °C   |
| Input/output power                    | I <sub>I</sub> , I <sub>O</sub>     | *          | ±20                             | mA   |

Note: \* Per 1 input/output reference cell

## Allowable Operating Range at $Ta = -30 \text{ to } +70^{\circ}\text{C}$ , $V_{SS} = 0 \text{ V}$

#### IO Cell 5.0 V Supply Voltage

| Parameter           | Symbol          | Conditions |     | Unit |          |        |
|---------------------|-----------------|------------|-----|------|----------|--------|
| Faianetei           | Symbol          |            | min | typ  | max      | Office |
| Supply voltage      | $V_{DD}$        |            | 4.5 | 5.0  | 5.5      | V      |
| Input voltage range | V <sub>IN</sub> |            | 0   |      | $V_{DD}$ | V      |

### Internal Cell 3.3 V Supply Voltage

| Parameter           | Symbol Conditions |            | Unit |     |          |       |
|---------------------|-------------------|------------|------|-----|----------|-------|
| Faianetei           | Symbol            | Conditions | min  | typ | max      | Offic |
| Supply voltage      | V <sub>DD</sub>   |            | 3.0  | 3.3 | 3.6      | V     |
| Input voltage range | V <sub>IN</sub>   |            | 0    |     | $V_{DD}$ | V     |

# DC Characteristics at Ta = -30 to $+70^{\circ}C$ , $V_{SS} = 0$ V, $V_{DD} = 4.5$ to 5.5 V

| Doromotor                 | Cymphol         | Conditions                   | Applicable pins *1         |                       | Ratings |     |      |  |
|---------------------------|-----------------|------------------------------|----------------------------|-----------------------|---------|-----|------|--|
| Parameter                 | Symbol          | Conditions                   | Conditions Applicable pins |                       | typ     | max | Unit |  |
| Input high-level voltage  | V <sub>IH</sub> | TTL levels                   | (1)                        | 2.2                   | _       | _   | V    |  |
| Input low-level voltage   | V <sub>IL</sub> |                              | (1)                        | _                     | _       | 0.8 | V    |  |
| Input high-level voltage  | V <sub>IH</sub> | TTL levels                   | (10)                       | 2.2                   | _       | _   | V    |  |
| Input low-level voltage   | V <sub>IL</sub> | with pull-down resistor      | (10)                       | _                     | _       | 0.8 | V    |  |
| Input high-level voltage  | V <sub>IH</sub> | TTL levels                   | (0) (0) (44)               | 2.4                   | _       | _   | V    |  |
| Input low-level voltage   | V <sub>IL</sub> | Schmitt                      | (2), (3), (11)             | _                     | _       | 0.8 | V    |  |
| Output high-level voltage | V <sub>OH</sub> | I <sub>OH1</sub> = -4 mA     | (4)                        | V <sub>DD</sub> – 2.1 | _       | _   | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 4 mA      | (4)                        | _                     | _       | 0.4 | V    |  |
| Output high-level voltage | V <sub>OH</sub> | I <sub>OH1</sub> = -8 mA     | (40) (40)                  | V <sub>DD</sub> – 2.1 | _       | _   | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 8 mA      | (10), (12)                 | _                     | _       | 0.4 | V    |  |
| Output high-level voltage | V <sub>OH</sub> | I <sub>OH1</sub> = -12 mA    | (F)                        | V <sub>DD</sub> – 2.1 | _       | _   | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 12 mA     | (5)                        | _                     | _       | 0.4 | V    |  |
| Output high-level voltage | V <sub>OH</sub> | I <sub>OH1</sub> = -12 mA    | (F)                        | V <sub>DD</sub> – 2.1 | _       | _   | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 12 mA     | (5)                        | _                     | _       | 0.4 | V    |  |
| Output high-level voltage | V <sub>OH</sub> | I <sub>OH1</sub> = -4 mA     | (0) (11)                   | V <sub>DD</sub> – 2.1 | _       | _   | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 24 mA     | (8), (11)                  | _                     | _       | 0.4 | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 24 mA     | (9)                        | _                     | _       | 0.4 | V    |  |
| Output low-level voltage  | V <sub>OL</sub> | I <sub>OL1</sub> = 8 mA      | (6), (7)                   | _                     | _       | 0.4 | V    |  |
| Input leakage current     | I <sub>IL</sub> | $V_{I} = V_{SS}, V_{DD}$     | (1), (2), (3), (11)        | -10                   |         | +10 | μA   |  |
| Output leakage current    | I <sub>OZ</sub> | During high-impedance output | (6), (8), (9), (11)        | -10                   |         | +10 | μΑ   |  |
| Pull-up resistance        | R <sub>UP</sub> |                              | (10)                       | 40                    | 80      | 160 | kΩ   |  |
| Pull-up resistance        | R <sub>UP</sub> | ZDMACK *2                    | (7)                        | 20                    | 40      | 80  | kΩ   |  |

Notes:1. The applicable pin sets are as follows.

When Config-Reg-R46 (PULON)-bit 0 (ZDMACK) = 1, pull-up resistor becomes ON.

#### INPUT

- (1) ATPINSEL, CSCTRL, SUA0 to SUA6, BCK, C2PO, LRCK, SDATA, SBS0, SCOR, WFCK, TEST0 to TEST1
- (2) ZRESET, ZCS, ZRD, ZWR, CSEL
- (3) DA0 to DA2, ZCS1FX, ZCS3FX, ZDIOR, ZDIOW, ZDMACK, ZHRST

#### OUTPUT

- (4) RA0 to RA8, ZRAS0, ZCAS0 to ZCAS1, ZUWE, ZLWE, ZOE
- (5) MCK, MCK3
- (6) ZRSTCPU(7) ZINT, ZINT1, ZSWAIT
- (8) DMARQ, HINTRQ
- (9) IORDY, ZIOCS16


#### INOUT

- (10) D0 to D7, IO0 to IO15, HDB0 to HDB7
- (11) DD0 to DD15, ZDASP, ZPDIAG
- (12) EXCK

Note: Pins XTAL and XTALCK are not included in the DC characteristics.

<sup>2.</sup> When ZDMACK is reset, internal pull-up resistor is OFF.

## **Recommended Oscillator Circuit**



 $R1 = 1 M\Omega$ 

 $R2 = 47 \Omega$ 

C1 = 0


C2 = 47 pF

Ceramic oscillator frequency = 33.8688 MHz.

The 33.8688 MHz frequency in the recommended circuit is the third harmonic.

Since the exact values of these components will vary depending on characteristics of the printed circuit board used and other factors, consult the manufacturer of the oscillator element when designing the oscillator circuit.


## External Circuits for the On-Chip PLL Version (LC895199)



 $R3 = 5.1 \text{ k}\Omega$ ,  $R4 = 200 \Omega$ ,  $R5 = 10 \text{ k}\Omega$ ,  $C3 = 0.1 \mu\text{F}$ 

The analog  $V_{DD}$  and  $V_{SS}$  must be made completely independent of the logic system power supply. In particular, they must not be affected by fluctuations in the logic system power supply.

## **Block Diagram**



- \*1 WFCK, SBSO, SCOR
- \*2 BCK, SDATA, LRCK, C2PO
- \*3 DD0 to DD15, ZDASP, ZPDIAG
- \*4 ZCS1FX, ZCS3FX, DA0 to DA2, ZDIOR, ZDIOW, ZDMACK, CSEL
- \*5 DMARQ, HINTRQ, ZIOCS16, IORDY, ZHRST
- \*6 ZRD, ZWR, SUA0 to SUA6, ZCS, CSCTRL
- \*7 D0 to D7
- \*8 IO0 to IO15
- \*9 RA0 to RA8, ZRAS0, ZCAS0, ZCAS1, ZOE, ZUWE, ZLWE
- \*10 DBCK, DLRCK, DSDATA
- \*11 IOP0 to IOP7
- \*\*1 HISIDE(WD25C32) is made by WESTERN DIGITAL

# **Pin Functions**

LC895199K Pin Functions (When pin 103 (ATPINSEL) is low)

| Туре |        |   |             |    |             |  |  |
|------|--------|---|-------------|----|-------------|--|--|
| 1    | INPUT  | В | BIDIRECTION | NC | NOT CONNECT |  |  |
| 0    | OUTPUT | Р | POWER       |    |             |  |  |

| Pin No. | Pin name         | Туре | Pin functions  |
|---------|------------------|------|--|
| 1       | V <sub>SS0</sub> | Р    |  |
| 2       | ZRAS0            | 0    | Buffer DRAM RAS signal output  |
| 3       | ZCAS0            | 0    | Buffer DRAM CAS signal output 0 (Normally held at 0 (low).)                  |
| 4       | ZCAS1            | 0    | Buffer DRAM CAS signal output 1  |
| 5       | V <sub>SS0</sub> | Р    |  |
| 6       | ZOE              | 0    | Buffer DRAM output enable  |
| 7       | ZUWE             | 0    | Buffer DRAM upper write enable   |
| 8       | ZLWE             | 0    | Buffer DRAM lower write enable   |
| 9       | V <sub>SS0</sub> | Р    |  |
| 10      | RA0              | 0    |  |
| 11      | RA1              | 0    |  |
| 12      | RA2              | 0    |  |
| 13      | RA3              | 0    |  |
| 14      | RA4              | 0    | Data buffer DRAM address signal outputs                                      |
| 15      | RA5              | 0    |  |
| 16      | RA6              | 0    |  |
| 17      | RA7              | 0    |  |
| 18      | $V_{DD0}$        | Р    | 5.0 V  |
| 19      | V <sub>SS0</sub> | Р    |  |
| 20      | RA8              | 0    | Data buffer DRAM address signal output                                       |
| 21      | IO0              | В    |  |
| 22      | IO1              | В    |  |
| 23      | IO2              | В    | Data buffer DRAM data input and output                                       |
| 24      | 103              | В    | These pins have built-in pull-up resistors.                                  |
| 25      | 104              | В    | Those pine have built in pull up residence.                                  |
| 26      | IO5              | В    |  |
| 27      | V <sub>SS0</sub> | P    |  |
| 28      | 106              | В.   |  |
| 29      | 107              | В    |  |
| 30      | 108              | В    |  |
| 31      | 109              | В    | Data buffer DRAM data input and output                                       |
| 32      | IO10             | В    | These pins have built-in pull-up resistors.                                  |
| 33      | IO11             | В    | Those pine have balk in pain up reciteful.                                   |
| 34      | IO12             | В    |  |
| 35      | IO13             | В    |  |
| 36      | V <sub>SS0</sub> | P    |  |
| 37      | V <sub>SS0</sub> | P    | 3.3 V  |
| 38      | IO14             | В    | Data buffer DRAM data input and output                                       |
| 39      | IO15             | В    | These pins have built-in pull-up resistors.                                  |
| 40      | 1010             | NC   |  |
| 41      | V <sub>SS0</sub> | P    |  |
| 42      | IOP0             | В    |  |
| 43      | IOP1             | В    |  |
| 44      | IOP2             | В    |  |
| 45      | IOP3             | В    |  |
| 46      | IOP4             | В    | General-purpose input and output ports                                       |
| 47      | IOP5             | В    |  |
| 48      | IOP6             | В    |  |
| 49      | IOP7             | В    |  |
| 50      | 101 7            | NC   |  |
| 51      | TEST0            | I    | Test pin. This pin must be connected to V <sub>SS</sub> in normal operation. |
| 52      | XTALCK           | '    | Crystal oscillator circuit input   |
| 52      | ATALUN           | '    | Grystal Oscillator Grount Iriput   |

Continued from preceding page.

| Pin No. | Pin                        | I/O | Function  |
|---------|----------------------------|-----|---|
| 53      | XTAL                       | 0   | Crystal oscillator circuit output   |
| 54      | $V_{DD0}$                  | Р   | 5.0 V   |
| 55      | V <sub>SS0</sub>           | Р   |   |
| 56      | MCK                        | 0   | XTALCLK 1/1, 1/2, and stop output   |
| 57      | TEST1                      | I   | Test pin. This pin must be connected to V <sub>SS</sub> in normal operation.        |
| 58      | DSDATA                     | 0   |   |
| 59      | DLRCK                      | 0   | D/A converter outputs   |
| 60      | DBCK                       | 0   |   |
| 61      | C2PO                       | I   |   |
| 62      | SDATA                      | I   |   |
| 63      | BCK                        | ı   | CD DSP interface  |
| 64      | LRCK                       | ı   |   |
| 65      | EXCK                       | 0   |   |
| 66      | WFCK                       | ı   |   |
| 67      | SBSO                       | 1   | Subcode input and output  |
| 68      | SCOR                       | i   |   |
| 69      | PLL1                       |     |   |
| 70      | PLL2                       |     | PLL circuit connections   |
| 71      | PLL3                       |     | - La sussitionid  |
| 72      | V <sub>SS0</sub>           | P   | (This is an analog V <sub>SS</sub> pin in the LC895199 built-in PLL version.)       |
| 73      |                            | P   | 3.3 V (This is an analog V <sub>SD</sub> pin in the LC895199 built-in PLL version.) |
| 74      | V <sub>DD1</sub><br>ZRESET | ī   | IC reset  |
| 75      | MCK3                       | 0   |   |
|         |                            |     | XTALCLK 1/1, 1/5, 2/5, 1/512, and stop output                                       |
| 76      | CSCTRL                     |     | Microcontroller CS pin active low/active high selection                             |
| 77      | ZRD                        | 1   | Microcontroller data read signal input  |
| 78      | ZWR                        | 1   | Microcontroller data write signal input   |
| 79      | ZCS                        | I . | Register chip select input from the microcontroller                                 |
| 80      | SUA0                       | l   |   |
| 81      | SUA1                       | 1   |   |
| 82      | SUA2                       | I   |   |
| 83      | SUA3                       | I   | Microcontroller register selection signals  |
| 84      | SUA4                       | I   |   |
| 85      | SUA5                       | I   |   |
| 86      | SUA6                       | I   |   |
| 87      | D0                         | В   | Microcontroller data signals  |
| 88      | D1                         | В   | These pins have built-in pull-up resistors.   |
| 89      | D2                         | В   |   |
| 90      | $V_{DD0}$                  | Р   | 5.0 V   |
| 91      | V <sub>SS0</sub>           | Р   |   |
| 92      | D3                         | В   |   |
| 93      | D4                         | В   | Microcontroller data signals  |
| 94      | D5                         | В   | These pins have built-in pull-up resistors.   |
| 95      | D6                         | В   | וומשם אווים וומשם שעווניוון איוויים ובסוסנטום.                                      |
| 96      | D7                         | В   |   |
| 97      | ZINT0                      | 0   | Interrupt request signal output to the misracentreller                              |
| 98      | ZINT1                      | 0   | Interrupt request signal output to the microcontroller                              |
| 99      | ZSWAIT                     | 0   | Wait signal output to the microcontroller   |
| 100     | ZRSTCPU                    | 0   | CPU reset signal  |
| 101     | CSEL                       | I   |   |
| 102     | ZHRST                      | ı   | ATAPI control signals   |
| 103     | ATPINSEL                   | ı   | ATAPI pin layout selection. (This pin must be connected to V <sub>SS0</sub> .)      |
| 104     | ZDASP                      | В   | . , , ,   |
| 105     | ZCS3FX                     | ı   | -   |
| 106     | ZCS1FX                     | 1   | 1   |
| . 50    |                            |     |   |

Continued from preceding page.

| Pin No. | Pin              | I/O | Function                |  |  |  |  |
|---------|------------------|-----|-------------------------|--|--|--|--|
| 108     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 109     | $V_{DD1}$        | Р   | 3.3 V                   |  |  |  |  |
| 110     | DA0              | 1   |                         |  |  |  |  |
| 111     | ZPDIAG           | В   |                         |  |  |  |  |
| 112     | DA1              | I   | - ATAPI control signals |  |  |  |  |
| 113     | ZIOCS16          | 0   | ATATI CONICO Signals    |  |  |  |  |
| 114     | HINTRQ           | 0   |                         |  |  |  |  |
| 115     | ZDMACK           | I   |                         |  |  |  |  |
| 116     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 117     | IORDY            | 0   |                         |  |  |  |  |
| 118     | ZDIOR            | I   | ATAPI control signals   |  |  |  |  |
| 119     | ZDIOW            | I   | ATAPI CUITIOI SIGNAIS   |  |  |  |  |
| 120     | DMARQ            | 0   |                         |  |  |  |  |
| 121     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 122     | DD15             | В   |                         |  |  |  |  |
| 123     | DD0              | В   | ATADI data hua          |  |  |  |  |
| 124     | DD14             | В   | ATAPI data bus          |  |  |  |  |
| 125     | DD1              | В   |                         |  |  |  |  |
| 126     | V <sub>DD0</sub> | Р   | 5.0 V                   |  |  |  |  |
| 127     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 128     | DD13             | В   |                         |  |  |  |  |
| 129     | DD2              | В   | ATAPI data bus          |  |  |  |  |
| 130     | DD12             | В   | ATAFI data bus          |  |  |  |  |
| 131     | DD3              | В   |                         |  |  |  |  |
| 132     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 133     | DD11             | В   |                         |  |  |  |  |
| 134     | DD4              | В   | ATAPI data bus          |  |  |  |  |
| 135     | DD10             | В   |                         |  |  |  |  |
| 136     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 137     | $V_{DD0}$        | Р   | 5.0 V                   |  |  |  |  |
| 138     | DD5              | В   |                         |  |  |  |  |
| 139     | DD9              | В   | ATAPI data bus          |  |  |  |  |
| 140     | DD6              | В   |                         |  |  |  |  |
| 141     | V <sub>SS1</sub> | Р   |                         |  |  |  |  |
| 142     | DD8              | В   | ATADI data hija         |  |  |  |  |
| 143     | DD7              | В   | ATAPI data bus          |  |  |  |  |
| 144     | V <sub>DD1</sub> | Р   | 3.3 V                   |  |  |  |  |

Unused ("NC") pins must be left open. Pins whose name begin with Z operate with inverted (negative) logic.  $V_{SS0}$  is the logic system ground and  $V_{SS1}$  is the IDE interface driver ground. Applications must supply 5.0 V for  $V_{DD0}$  and 3.3 V for  $V_{DD1}$ .

# **Pin Functions**

LC895199K Pin Functions (When pin 103 (ATPINSEL) is high)

| Туре |        |   |             |    |             |  |  |
|------|--------|---|-------------|----|-------------|--|--|
| 1    | INPUT  | В | BIDIRECTION | NC | NOT CONNECT |  |  |
| 0    | OUTPUT | Р | POWER       |    |             |  |  |

| Din M-  | Din norma        | T    | Dia for street   |
|---------|------------------|------|--|
| Pin No. | Pin name         | Туре | Pin functions  |
| 1       | V <sub>SS0</sub> | P    | D. (C. DDAMDAO : J. J. J.  |
| 2       | ZRAS0            | 0    | Buffer DRAM RAS signal output  |
| 3       | ZCAS0            | 0    | Buffer DRAM CAS signal output 0 (Normally held fixed at 0 (low).)            |
| 4       | ZCAS1            | 0    | Buffer DRAM CAS signal output 1  |
| 5       | V <sub>SS0</sub> | P    |  |
| 6       | ZOE              | 0    | Buffer DRAM output enable  |
| 7       | ZUWE             | 0    | Buffer DRAM upper write enable   |
| 8       | ZLWE             | 0    | Buffer DRAM lower write enable   |
| 9       | V <sub>SS0</sub> | Р    |  |
| 10      | RA0              | 0    |  |
| 11      | RA1              | 0    |  |
| 12      | RA2              | 0    |  |
| 13      | RA3              | 0    | Data buffer DRAM address signal outputs                                      |
| 14      | RA4              | 0    |  |
| 15      | RA5              | 0    |  |
| 16      | RA6              | 0    |  |
| 17      | RA7              | 0    |  |
| 18      | $V_{DD0}$        | Р    | 5.0 V  |
| 19      | V <sub>SS0</sub> | Р    |  |
| 20      | RA8              | 0    | Data buffer DRAM address signal output                                       |
| 21      | IO0              | В    |  |
| 22      | IO1              | В    |  |
| 23      | IO2              | В    | Data buffer DRAM data input and output                                       |
| 24      | IO3              | В    | These pins have built-in pull-up resistors.                                  |
| 25      | 104              | В    |  |
| 26      | IO5              | В    |  |
| 27      | V <sub>SS0</sub> | Р    |  |
| 28      | IO6              | В    |  |
| 29      | 107              | В    |  |
| 30      | IO8              | В    |  |
| 31      | IO9              | В    | Data buffer DRAM data input and output                                       |
| 32      | IO10             | В    | These pins have built-in pull-up resistors.                                  |
| 33      | IO11             | В    |  |
| 34      | IO12             | В    |  |
| 35      | IO13             | В    |  |
| 36      | V <sub>SS0</sub> | Р    |  |
| 37      | V <sub>DD1</sub> | Р    | 3.3 V  |
| 38      | IO14             | В    | Data buffer DRAM data input and output                                       |
| 39      | IO15             | В    | These pins have built-in pull-up resistors.                                  |
| 40      |                  | NC   |  |
| 41      | V <sub>SS0</sub> | Р    |  |
| 42      | IOP0             | В    |  |
| 43      | IOP1             | В    |  |
| 44      | IOP2             | В    |  |
| 45      | IOP3             | В    | General-purpose input and output ports                                       |
| 46      | IOP4             | В    | Solicia. Parpood input und durput potto                                      |
| 47      | IOP5             | В    |  |
| 48      | IOP6             | В    |  |
| 49      | IOP7             | В    |  |
| 50      |                  | NC   |  |
| 51      | TEST0            | - 1  | Test pin. This pin must be connected to V <sub>SS</sub> in normal operation. |
| 52      | XTALCK           | 1    | Crystal oscillator circuit input   |

Continued from preceding page.

| Pin No. | Pin              | I/O      | Function   |
|---------|------------------|----------|--|
| 53      | XTAL             | 0        | Crystal oscillator circuit output  |
| 54      | $V_{DD}$         | Р        | 5.0 V  |
| 55      | $V_{SS0}$        | Р        |  |
| 56      | MCK              | 0        | XTALCLK 1/1, 1/2, and stop output  |
| 57      | TEST1            | I        | Test pin. This pin must be connected to V <sub>SS</sub> in normal operation.                   |
| 58      | DSDATA           | 0        |  |
| 59      | DLRCK            | 0        | D/A converter outputs  |
| 60      | DBCK             | 0        |  |
| 61      | C2PO             | ı        |  |
| 62      | SDATA            | 1        |  |
| 63      | BCK              | 1        | CD DSP interface   |
| 64      | LRCK             | ı        |  |
| 65      | EXCK             | 0        |  |
| 66      | WFCK             | 1        |  |
| 67      | SBSO             | · ·      | Subcode input and output   |
| 68      | SCOR             | ı        |  |
| 69      | PLL1             | <u>'</u> |  |
| 70      | PLL2             |          | PLL circuit connections  |
| 71      | PLL3             |          | 1 LL OHOUR CONTIDUIONS   |
| 71      | V <sub>SS0</sub> | P        | (This is an analog V <sub>SS</sub> pin in the LC895199 built-in PLL version.)                  |
| H       |                  |          |  |
| 73      | V <sub>DD1</sub> | Р        | 3.3 V (This is an analog V <sub>DD</sub> pin in the LC895199 built-in PLL version.)            |
| 74      | ZRESET           | 1        | IC reset   |
| 75      | MCK3             | 0        | XTALCLK 1/1, 1/5, 2/5, 1/512, and stop output  |
| 76      | CSCTRL           | l I      | Microcontroller CS pin active low/active high selection  |
| 77      | ZRD              | 1        | Microcontroller data read signal input   |
| 78      | ZWR              | I        | Microcontroller data write signal input  |
| 79      | ZCS              | I        | Register chip select input from the microcontroller  |
| 80      | SUA0             | I        |  |
| 81      | SUA1             | I        |  |
| 82      | SUA2             | 1        |  |
| 83      | SUA3             | 1        | Microcontroller register selection signals   |
| 84      | SUA4             | I        |  |
| 85      | SUA5             | I        |  |
| 86      | SUA6             | ı        |  |
| 87      | D0               | В        | Microcontroller data signals   |
| 88      | D1               | В        | These pins have built-in pull-up resistors.  |
| 89      | D2               | В        | ττισσε μπο πανε υμπτιπ μυπτυμ τεσιστοιο.   |
| 90      | $V_{DD0}$        | Р        | 5.0 V  |
| 91      | V <sub>SS0</sub> | Р        |  |
| 92      | D3               | В        |  |
| 93      | D4               | В        | Microcontroller data signals   |
| 94      | D5               | В        | These pins have built-in pull-up resistors.  |
| 95      | D6               | В        |  |
| 96      | D7               | В        |  |
| 97      | ZINT0            | 0        |  |
| 98      | ZINT1            | 0        | Interrupt request signal output to the microcontroller   |
| 99      | ZSWAIT           | 0        | Wait signal output to the microcontroller  |
| 100     | ZRSTCPU          | 0        | CPU reset signal   |
| 101     | CSEL             | ı        | ATAPI control signal   |
| 102     | DD7              | В        | ATAPI control signal  ATAPI data bus   |
| 102     | ATPINSEL         | I        | ATAPI data bus  ATAPI pin layout selection. (This pin must be connected to V <sub>DD0</sub> .) |
|         |                  | В        | ATALT PILLIAYOUL SCIECTION. (THIS PILLINGS) DE COMMECTEU (O VDDO.)                             |
| 104     | DD8              | +        |  |
| 105     | DD6              | В        | ATAPI data bus   |
| 106     | DD9              | В        |  |
| 107     | DD5              | В        |  |

Continued from preceding page.

| Pin              | I/O  | Function   |  |  |  |
|------------------|--|--|--|--|--|
| V <sub>SS1</sub> | Р  |  |  |  |  |
| $V_{DD1}$        | Р  | 3.3 V  |  |  |  |
| DD10             | В  |  |  |  |  |
| DD4              | В  |  |  |  |  |
| DD11             | В  | ATAPI data bus   |  |  |  |
| DD3              | В  | ATAFT data bus   |  |  |  |
| DD12             | В  |  |  |  |  |
| DD2              | В  |  |  |  |  |
| V <sub>SS1</sub> | Р  |  |  |  |  |
| DD13             | В  |  |  |  |  |
| DD1              | В  | ATAPI data bus   |  |  |  |
| DD14             | В  | A TAPI data bus  |  |  |  |
| DD0              | В  |  |  |  |  |
| V <sub>SS1</sub> | Р  |  |  |  |  |
| DD15             | В  | ATAPI data bus   |  |  |  |
| DMARQ            | 0  |  |  |  |  |
| ZDIOW            | 1  | ATAPI control signal   |  |  |  |
| ZDIOR            | I  |  |  |  |  |
| V <sub>DD0</sub> | Р  | 5.0 V  |  |  |  |
| V <sub>SS1</sub> | Р  |  |  |  |  |
| IORDY            | 0  |  |  |  |  |
| ZDMACK           | - 1  | ATARI ALI  |  |  |  |
| HINTRQ           | 0  | ATAPI control signal   |  |  |  |
| ZIOCS16          | 0  |  |  |  |  |
| V <sub>SS1</sub> | Р  |  |  |  |  |
| DA1              | I  |  |  |  |  |
| ZPDIAG           | В  | ATAPI control signal   |  |  |  |
| DA0              | 1  |  |  |  |  |
| V <sub>SS1</sub> | Р  |  |  |  |  |
| V <sub>DD0</sub> | Р  | 5.0 V  |  |  |  |
| DA2              | I  |  |  |  |  |
| ZCS1FX           | I  | ATAPI control signal   |  |  |  |
| ZCS3FX           | - 1  |  |  |  |  |
| V <sub>SS1</sub> | Р  |  |  |  |  |
| ZDASP            | В  |  |  |  |  |
| ZHRST            | I  | ]  |  |  |  |
| V <sub>DD1</sub> | Р  | 3.3 V  |  |  |  |
|                  | V <sub>SS1</sub> V <sub>DD1</sub> DD10 DD4 DD11 DD3 DD12 DD2 V <sub>SS1</sub> DD13 DD1 DD14 DD0 V <sub>SS1</sub> DD15 DMARQ ZDIOW ZDIOR V <sub>DD0</sub> V <sub>SS1</sub> IORDY ZDMACK HINTRQ ZIOCS16 V <sub>SS1</sub> DA1 ZPDIAG DA0 V <sub>SS1</sub> V <sub>DD0</sub> DA2 ZCS1FX ZCS3FX V <sub>SS1</sub> ZDASP ZHRST | VSS1         P           VDD1         P           DD10         B           DD4         B           DD11         B           DD3         B           DD12         B           DD2         B           VSS1         P           DD13         B           DD1         B           DD1         B           DD1         B           DD0         B           VSS1         P           DD15         B           DMARQ         O           ZDIOW         I           ZDIOW         I           ZDIOW         I           ZDIOW         I           VDD0         P           VSS1         P           IORDY         O           ZDMACK         I           HINTRQ         O           ZIOCS16         O           VSS1         P           DA1         I           ZPDIAG         B           DA0         I           VSS1         P           VDD0         P           DA2         I |  |  |  |

Unused ("NC") pins must be left open. Pins whose name begin with Z operate with inverted (negative) logic.  $V_{SS0}$  is the logic system ground and  $V_{SS1}$  is the IDE interface driver ground. Applications must supply 5.0 V for  $V_{DD0}$  and 3.3 V for  $V_{DD1}$ .

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 2000. Specifications and information herein are subject to change without notice.