
CMOS IC

LC86P7248



8-Bit Single-Chip Microcontroller with the One-Time Programmable PROM Built in

Preliminary

Overview

The LC86P7248 is a CMOS 8-bit single chip microcontroller with one-time PROM for the LC867200 series. This microcontroller has the function and the pin description of the LC867200 series mask ROM version, and 48K-byte EPROM.

QIP package are available for shipping as well as LC867200 series. It is suitable to set up first release, prototyping, developing and testing of set.

Features

(1) Option switching by PROM data

The option function of the LC867200 series can be specified by the PROM data.

LC86P7248 can be checked the functions of the trial pieces using the mass production board.

(2) Internal one-time PROM capacity : 49408 bytes (3) Internal RAM capacity : 1152 bytes

Used PROM or RAM capacity are equal ROM or RAM capacity of mask ROM version which applies LC86P7248.

Mask ROM version	EPROM capacity	RAM capacity
LC867248	49152 bytes	1152 bytes
LC867240	40960 bytes	1152 bytes
LC867232	32768 bytes	1152 bytes
LC867224	24576 bytes	1152 bytes

Programming service

We offers various services at nominal charges. These include ROM writing, ROM reading and package stamping and screening. Contact local our representative for further information.

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

(4) Operating supply voltage : 4.5V to 6.0V
 (5) Instruction cycle time : 1μs to 366μs
 (6) Operating temperature : -30°C to +70°C

(7) The pin compatible with the LC867200 series mask ROM devices

(8) Applicable mask ROM version : LC867248/LC867240/LC867232/LC867224

(9) Factory shipment : QIP100E

Notice for use

LC86P7248 is provided for the first release and small shipping of the LC867200 series. At using, take notice of the followings.

(1) A point of difference LC86P7248 and LC867200 series

Item	LC86P7248	LC867248/40/32/24		
Operation after reset releasing	The option is specified until 3ms after going to a 'H' level to the reset terminal by degrees. The program is executed from 00H of the program counter.	The program is executed from 00H of the program counter immediately after going to a 'H' level to the reset terminal.		
Operating supply voltage range (VDD)	4.5V to 6.0V	2.5V to 6.0V		
Power dissipation	Refer to 'electrical characteristics' on the	he semiconductor news.		

LC86P7248 uses 256 bytes that is addressed on 0FF00H to FFFFH in the program memory as the option configuration data area. This option configuration can execute all options which LC867200 series have.

• A kind of the option of the LC86P7248

A kind of option	Pins, Circuits		Contents of the option				
Input/output form of	Port 0		N-channel open drain output				
input/output ports	2. CMOS output						
			1. Pull-up MOS Tr.				
			2. No Pull-up MOS Tr. *2				
	Port 1		1. Input : Programmable pull-up MOS Tr.				
			Output : N-channel open drain				
			2. Input : Programmable pull-up MOS Tr.				
		*1	Output: CMOS				
	Port 3		1. Input : No Programmable pull-up MOS Tr.				
			Output : N-channel open drain				
			2. Input : Programmable pull-up MOS Tr.				
		*1	Output : CMOS				
Pull-up MOS Tr. of	Ports 70, 71, 72, 73		1. No Pull-up MOS Tr.				
input port		*1	2. Pull-up MOS Tr.				

^{*1)} Specified in a bit.


^{*2)} Specified in nibble unit. Pull-up MOS Tr. is not provided in N-channel open drain output port.

(1) Option

The option data is created by the option specified program "SU86K.EXE". The created option data is linked to the program area by linkage loader "L86K.EXE".

(2) ROM space

LC86P7248 and LC867200 series use 256 bytes that is addressed on 0FF00H to 0FFFFH in the program memory as the option specified data area. These program memory capacity are 49152 bytes that is addressed on 0000H to 0BFFFH.



(3) Ordering information

- When ordering the identical mask ROM and PROM devices simultaneously.
 Provide an EPROM containing the target memory contents together with the separate order forms for each of the mask ROM and PROM versions.
- 2. When ordering a PROM device.

Provide an EPROM containing the target memory contents together with an order form.

How to use

(1) Specification of option

Programming data for PROM of the LC86P7248 is required.

Debugged evaluation file (EVA file) must be converted to an INTEL-HEX formatted file (HEX file) with file converter program, EVA2HEX.EXE. The HEX file is used as the programming data for the LC86P7248.

(2) How to program for the PROM

The LC86P7248 can be programmed by PROM programmer with attachment; W86EP7248Q

• Recommended EPROM programmer

Productor	EPROM programmer
Advantest	R4945, R4944, R4943
Andou	AF-9704
AVAL	PKW-1100, PKW-3000
Minato electronics	MODEL1890A

- "27512 (Vpp=12.5V) Intel high speed programming" mode available. The address must be set to "0 to 0FFFFH" and a jumper (DASEC) must be set to 'OFF' at programming.
- (3) How to use the data security function

"Data security" is the disabled function to read the data of the PROM.

The following is the process in order to execute the data security.

- 1. Set 'ON' the jumper of attachment.
- 2. Program again. Then PROM programmer displays the error. The error means normally activity of the data security. It is not a trouble of the PROM programmer or the LSI.

Notes

- Data security is not executed when the data of all address have 'FFH' at the sequence 2 above.
- The programming by a sequential operation "BLANK=>PROGRAM=>VERIFY" cannot be executed data security at the sequence 2 above.
- Set to 'OFF' the jumper after executing the data security.

Data security






Not data security

W86EP7248O

Pin Assignment




Notes

- The QIP packages should be heat-soaked for 12 hours at 125°C immediately prior to mounting (This baking is called pre-baking).
- After pre-baking, a controlled environment must be maintained until soldering. The environment must be held at a temperature of 30°C or less and a humidity level of 70% or less. Please solder within 24 hours.


Package Dimension

(unit : mm) 3151



SANYO: QIP-100E

System Block Diagram



Pin Description


Pin name	I/O	Function description	Option	PROM mode
VSS1, 2, 3 *1	-	Power pin (–)	-	-
VDD1, 2, 3 *1	-	Power pin (+)	-	-
PORT0 P00 to P07	I/O	8-bit input/output port Input/output in nibble units Input for port 0 interrupt Input for HOLD release	Pull-up resistor: Provided/Not provided (specified in nibble units) Output form (P00 – P07): CMOS/N-channel open drain (specified in a bit)	-
PORT1 P10 to P17	I/O	• 8-bit input/output port Input/output can be specified in bit unit • Other pin functions P10: SIO0 data output P11: SIO0 data input/bus input/output P12: SIO0 clock input/output P13: SIO1 data output P14: SIO1 data input/bus input/output P15: SIO1 clock input/output P15: SIO1 clock input/output P16: Buzzer output P17: Timer1 output (PWM output)	Output form: CMOS/N-channel open drain (specified in a bit)	Data line D0 to D7
PORT3 P30 to P35	I/O	6-bit input/output port Input/output can be specified in bit unit	Output form: CMOS/N-channel open drain (specified in a bit)	-
PORT7 P70	I/O	6-bit input port Other pin functions P70: INTO input/HOLD release input/ N-ch Tr. output for watchdog timer	Pull-up resistor: Provided/Not provided (specified in a bit) (P70, P71, P72, P73)	Power for programming
P71 to P73	I	P71 : INT1 input/HOLD release input P72 : INT2 input/timer 0 event input P73 : INT3 input with noise filter/timer 0 event input Interrupt received form, vector address rising falling rising high low	* P74, P75, P75) * P74, P75 don't have the pull-up resistor option.	PROM control signals DASEC (*2) OE (*3) CE (*4)
P74 , P75	I	INTO enable enable disable enable enable INT1 enable enable disable enable enable INT2 enable enable enable enable disable disable enable INT3 enable enable enable disable disable onable enable enable onable enable onable enable onable enable onable enable onable onab	0BH	
Port8 P80 to P87	I	8-bit input port Other function AD input port (8 port pins)	-	-

Pin name	I/O	Function description	Option	PROM mode
Port A	I/O	Segment output terminal for LCD display	-	Address input
(S0/PA0 to		Can be used as a general input/output		A0 to A7
S7/PA7)		port		
Port B	I/O	Segment output terminal for LCD display	-	Address input
(S8/PB0 to		Can be used as a general input/output		A8 to A13
S15/PB7)		port		
Port C	I/O	Segment output terminal for LCD display	-	PROM control
(S16/PC0 to		Can be used as a general input/output		signal input
S23/PC7)		port		• TA (*5)
				Address input
				• A14, A15
Port D	I/O	Segment output terminal for LCD display	-	-
(S24/PD0 to		Can be used as a general input/output		
S31/PD7)		port		
Port E	I/O	Segment output terminal for LCD display	-	-
(S32/PE0 to		Can be used as a general input/output		
S39/PE7)		port		
Port F	I/O	Segment output terminal for LCD display	-	-
(S40/PF0 to		Can be used as a general input/output		
S47/PF7)		port		
Port L	I/O	Common output terminal for LCD display	-	-
(COM0/PL0 to		Can be used as a general input port		
COM3/PL3)				
V1/PL4 –	I	Bias power terminal for LCD drive	-	-
V3/PL6		Can be used as a general input port		
RES	Ι	Reset pin	-	-
XT1/ P74	I	• Input pin for 32.768kHz crystal	-	-
		oscillation		
		In case of non use, connect to VDD.		
		Other function		
		A general input port P74		
XT2/P75	О	Output pin for 32.768kHz crystal	-	-
		oscillation		
		In case of non use, should be left		
		unconnected		
	(I)	Other function		
		A general input port P75		
CF1	I	Input pin for ceramic resonator	-	-
		oscillation		
CF2	O	Output pin for ceramic resonator	-	-
		oscillation		

^{*} All of port options can be specified in bit unit except the pull-up resistor of port 0.

 $[Notes] \ \bullet \ The \ VDD1, \ VDD2 \ and \ \ VDD3 \ terminals \ must \ be \ shorted \ electrically \ each \ other.$

- The VSS1, VSS2 and VSS3 terminals must be shorted electrically each other.
- *1 Connect like the following figure to reduce noise into a VDD terminals.
- *2 Memory select input for data security
- *3 Output enable input
- *4 Chip enable input
- *5 TA → PROM control signal input



1. Absolute Maximum Ratings at Ta=25°C, VSS=VSS1=VSS2=VSS3=0V

Daras	meter	Symbol	Pins	Conditions			Rating	S	unit
raia	meter	Symbol	Filis	Collations	VDD[v]	min.	typ.	max.	uiiit
Supply	voltage	VDDMAX	VDD1, VDD2 VDD3	VDD1=VDD2= VDD3		-0.3		+7.0	V
LCD dis	splay	VLCD	V1/PL6, V2/PL5 V3/PL4	VDD1=VDD2= VDD3		-0.3		VDD	
Input vo	oltage	VI	•Ports 71, 72, 73 •Ports 74, 75 •Port 8, Port L • RES			-0.3		VDD+0.3	
Input/ou voltage	ıtput	VIO	•Port 0, 1, 3 •Port 70 •Ports A,B,C,D,E,F			-0.3		VDD+0.3	
High	Peak	IOPH(1)	Ports 0, 1, 3	•CMOS output		-4			mA
level output	output current	IOPH(2)	Ports A,B,C,D,E,F	•At each pins		-4			
current	Total output	ΣΙΟΑΗ(1)	Ports 0, 1, 32, 33, 34, 35	Total all pins		-38			
	current	ΣIOAH(2)	Ports 30, 31	Total all pins		-4			
		ΣIOAH(3)	Ports S0 to S25	Total all pins		-25			
		vIOAH(4)	Ports S26 to S47	Total all pins		-25			
Low	Peak	IOPL(1)	Ports 0, 1, 3	At each pins				20	
level	output	IOPL(2)	Ports A,B,C,D,E,F	At each pins				20	
output	current	IOPL(3)	Port 70	At each pins				15	
current	Total output	ΣIOAL(1)	Ports 0, 1, 32, 33, 34, 35	Total all pins				50	
	current	ΣIOAL(2)	Ports 30, 31	Total all pins				20	
		ΣIOAL(3)	Ports S0 to S25	Total all pins				39	
		ΣIOAL(4)	Ports S26 to S47	Total all pins				33	
		ΣIOAL(5)	Port 70	Total all pins				10	
Maximu	ım	Pdmax	QIP100E	Ta=-30 to +70°C				515	mW
power dissipati	ion								
Operating temperature range		Topr				-30		+70	°C
Storage tempera range		Tstg				-55		+125	

Notes

- The QIP packages should be heat-soaked for 12 hours at 125°C immediately prior to mounting (This baking is called pre-baking).
- After pre-baking, a controlled environment must be maintained until soldering. The environment must be held at a temperature of 30°C or less and a humidity level of 70% or less. Please solder within 24 hours.

2. Recommended Operating Range at Ta=-30°C to +70°C, VSS=VSS1=VSS2=VSS3=0V

Parameter	Symbol	Pins	Conditions			Ratings		unit
	,			VDD[V]	min.	typ.	max.	
Operating supply voltage	VDD(1)	VDD1=VDD2= VDD3	0.98μs ≤ tCYC ≤ 400μs		4.5		6.0	V
range	VDD(2)		3.9μs ≤ tCYC ≤ 400μs		2.5		6.0	
Hold voltage	VHD	VDD1=VDD2= VDD3	RAMs and the registers hold voltage at HOLD mode.		2.0		6.0	
Input high voltage	VIH(1)	Port 0	Output disable	4.5 to 6.0	0.4VDD +0.9		VDD	
-	VIH(2)	•Ports 1, 3 •Ports A,B,C,D,E,F,L •Ports 72, 73	Output disable	4.5 to 6.0	0.75VDD		VDD	
	VIH(3)	•Port 70 Port input/interrupt •Port 71 • RES	Output N-channel Tr. OFF	4.5 to 6.0	0.75VDD		VDD	
	VIH(4)	Port 70 Watchdog timer	Output N-channel Tr. OFF	4.5 to 6.0	0.9VDD		VDD	
	VIH(5)	•Port 8 •Port 74,75	Using as port	4.5-6.0	0.75VDD		VDD	
Input low	VIL(1)	Port 0	Output disable	4.5 to 6.0	VSS		0.2VDD	
voltage	VIL(2)	•Ports 1, 3 •Ports A,B,C,D,E,F,L •Ports 72, 73	Output disable	4.5 to 6.0	VSS		0.25VDD	
	VIL(3)	•Port 70 Port input/interrupt •Port 71 • RES	Output N-channel Tr. OFF	4.5 to 6.0	VSS		0.25VDD	
	VIL(4)	Port 70 Watchdog timer	Output N-channel Tr. OFF	4.5 to 6.0	VSS		0.8VDD -1.0	
	VIL(5)	•Port 8 •Port 74,75	Using as port	4.5 to 6.0	VSS		0.25VDD	
Operation cycle time	tCYC			4.5 to 6.0	0.98		400	μs
Oscillation frequency range	FmCF(1)	CF1, CF2	•6MHz (ceramic resonator oscillation) •Refer to figure 1	4.5 to 6.0		6		MHz
(Note 1)	FmCF(2)	CF1, CF2	•3MHz (ceramic resonator oscillation) •Refer to figure 1	4.5 to 6.0		3		
	FmRC		RC oscillation	4.5 to 6.0	0.4	0.8	3.0	
	FsXtal	XT1, XT2	•32.768kHz (crystal oscillation) •Refer to figure 2	4.5 to 6.0		32.768		kHz
Oscillation stabilizing time period	tmsCF(1)	CF1, CF2	•6MHz (ceramic resonator oscillation) •Refer to figure 3	4.5 to 6.0				ms
(Note 1)	tmsCF(2)	CF1, CF2	•3MHz (ceramic resonator oscillation) •Refer to figure 3	4.5 to 6.0				
	tssXtal	XT1, XT2	•32.768kHz (crystal oscillation) •Refer to figure 3	4.5 to 6.0				S

(Note 1) The oscillation constant is shown on table 1 and table 2.

3. Electrical Characteristics at Ta=-30°C to +70°C, VSS=VSS1=VSS2=VSS3=0V

Parameter	Symbol	Pins	Conditions			Ratings		unit
r ar arrieter	Symbol	FIIIS	Conditions	VDD[V]	min.	typ.	max.	uiiit
Input high current	IIH(1)	•Port 1 •Port 0 without pull-up MOS Tr.	•Output disable •Pull-up MOS Tr. OFF. VIN=VDD (including the off-leak current of the output Tr.)	4.5 to 6.0			1	μА
	IIH(2)	•Port 7 without pull-up MOS Tr. •Port 8	VIN=VDD	4.5 to 6.0			1	
	IIH(3)	Port 3	VIN=VDD	4.5 to 6.0			1	
	IIH(4)	Ports A,B,C,D,E,F,L	VIN=VDD	4.5 to 6.0			1	
	IIH(5)	RES	VIN=VDD	4.5 to 6.0			1	
	IIH(6)	Ports 74,75	Using as port VIN=VDD	4.5 to 6.0			1	
Input low current	IIL(1)	•Port 1 •Port 0 without pull-up MOS Tr.	•Output disable •Pull-up MOS Tr. OFF. VIN=VSS (including the off-leak current of the output Tr.)	4.5 to 6.0	-1			
	IIL(2)	•Port 7 without pull-up MOS Tr. •Port 8	VIN=VSS	4.5 to 6.0	-1			
	IIL(3)	Port 3	VIN=VSS	4.5 to 6.0	-1			
	IIL(4)	Ports A,B,C,D,E,F,L	VIN=VSS	4.5 to 6.0	-1			
	IIL(5)	RES	VIN=VSS	4.5 to 6.0	-1			
	IIL(6)	Ports 74,75	Using as port VIN=VSS	4.5 to 6.0	-1			
Output high voltage	VOH(1)	Ports 0,1 of CMOS output	IOH=-1.0mA	4.5 to 6.0	VDD-1			V
	VOH(2)	•Port 3 of CMOS output •Ports A,B,C,D,E,F of CMOS output	IOH=-1.0mA	4.5 to 6.0	VDD-1			
Output low	VOL(1)	Ports 0, 1	IOL=10mA	4.5 to 6.0			1.5	
voltage	VOL(2)	1	IOL=1.6mA	4.5 to 6.0			0.4	
	VOL(3)	Port 70	IOL=1mA	4.5 to 6.0			0.4	
	VOL(4)	Port 3	IOL=10mA	4.5 to 6.0			1.5	
	VOL(5)		IOL=1.6mA	4.5 to 6.0			0.4	
	VOL(6)	Ports A,B,C,D,E,F	IOL=8mA	4.5 to 6.0			1.5	
	VOL(7)	Of CMOS output	IOL=1.6mA	4.5 to 6.0			0.4	

Continue.

Parameter	Symbol	Pins	Conditions			Ratings		unit
Parameter	Symbol	FIIIS	Conditions	VDD[V]	min.	typ.	max.	uiiit
LCD output regulation	VODLS	S0 to S47	Deference voltage to ideal value VLCD, 2/3VLCD, 1/3VLCD	4.5 to 6.0	0		±0.2	V
	VODLC	COM0 to COM3	Deference voltage to ideal value VLCD, 2/3VLCD, 1/2VLCD, 1/3VLCD	4.5 to 6.0	0		±0.2	
LCD ladder resistor	RLCD(1)		Resistance at a ladder resistor	4.5 to 6.0		60		kΩ
	RLCD(2)		•Resistance at a ladder resistor •1/2R mode	4.5 to 6.0		30		
Pull-up MOS Tr. resistor	Rpu	•Ports 0, 1, 3 •Ports A,B,C,D,E,F •Ports 70, 71, 72, 73	VOH=0.9VDD	4.5 to 6.0	15	40	70	
Hysteresis voltage	VHIS	•Port 1 •Ports 70, 71, 72, 73 • RES	Output disable	4.5 to 6.0		0.1VDD		V
Pin capacitance	СР	All pins	•f=1MHz •Unmeasurement terminals for the input are set to VSS level. •Ta=25°C	4.5 to 6.0		10		pF

4. Serial Input/Output Characteristics at Ta=-30°C to +70°C, VSS=VSS1=VSS2=VSS3=0V

		Parameter	Crimbal	Pins	Conditions			Ratings		unit
		rarameter	Symbol	FIIIS	Conditions	VDD[V]	min.	typ.	max.	umt
	k	Cycle	tCKCY(1)	SCK0,	Refer to figure 5.	4.5 to 6.0	2			tCYC
	Input clock	Low Level	tCKL(1)	SCK1			1			
	ut c	pulse width								
clock	[du]	High Level	tCKH(1)				1			
l c]	pulse width								
Serial	clock	Cycle	tCKCY(2)	SCK0,	•Use pull-up	4.5 to 6.0	2			
Se		Low Level	tCKL(2)	SCK1	resistor (1kΩ)			1/2		
	put	pulse width			when open drain			tCKCY		
	Output	High Level	tCKH(2)		output.			1/2		
	_	pulse width			•Refer to figure 5.			tCKCY		
Ħ	Da	ata set up time	tICK	•SI0,SI1	•Data set-up to	4.5 to 6.0	0.1			μs
ldu				•SB0,SB1	SCK0, 1 •Data hold from					
al i					SCK0, 1					
Serial input	Da	ata hold time	tCKI		•Refer to figure 5.	4.5 to 6.0	0.1			
01					Refer to figure 3.					
	Οι	utput delay time	tCKO(1)	•SO0, SO1	•Use pull-up	4.5 to 6.0			7/12tCYC	
	(S	erial clock is		•SB0, SB1	resistor (1kΩ)				+0.2	
output	е	external clock)			when open drain					
oni					output.					
rial	Oı	utput delay time	tCKO(2)		•Data hold from	4.5 to 6.0			1/3tCYC	
Sei	Seria	erial clock is	10110(2)		SCK0, 1				+0.2	
		ternal clock)			•Refer to figure 5.					

5. Pulse Input Conditions at Ta=-30°C to +70°C, VSS=VSS1=VSS2=VSS3=0V

Parameter	Symbol	Pins	Conditions			unit		
r ai ailletei	Symbol	Filis	Conditions	VDD[V]	min.	typ.	max.	umt
High/low level	tPIH(1)	•INT0, INT1	•Interrupt acceptable	4.5 to 6.0	1			tCYC
pulse width	tPIL(1)	•INT2/T0IN	•Timer0-countable					
	tPIH(2)	INT3/T0IN	•Interrupt acceptable	4.5 to 6.0	2			
	tPIL(2)	(The noise rejection	•Timer0-countable					
		clock is selected to						
		1/1.)						
	tPIH(3)	INT3/T0IN	•Interrupt acceptable	4.5 to 6.0	32			
	tPIL(3)	(The noise rejection	•Timer0-countable					
		clock is selected to						
		1/16.)						
	tPIH(4)	INT3/T0IN	•Interrupt acceptable	4.5 to 6.0	128			
	tPIL(4)	(The noise rejection	•Timer0-countable					
		clock is selected to						
		1/64.)						
	tPIL(5)	RES	Reset acceptable	4.5 to 6.0	200			μs

6. AD Converter Characteristics at Ta=-30 $^{\circ}$ C to + 70 $^{\circ}$ C, VSS=VSS1=VSS2=VSS3=0V

Parameter	Symbol	Pins	Conditions		Ratings			
Parameter	Symbol	Filis	Conditions	VDD[V]	min.	typ.	max.	unit
Resolution	NAD			4.5 to 6.0		8		bit
Absolute precision (Note 2)	ETAD			4.5 to 6.0			±1.5	LSB
Conversion time	tCAD		AD conversion time = $16 \times tCYC$ (ADCR2=0) (Note 3) AD conversion time = $32 \times tCYC$ (ADCR2=1) (Note 3)	4.5 to 6.0	15.68 (tCYC= 0.98μs) 31.36 (tCYC= 0.98μs)		65.28 (tCYC= 4.08μs) 130.56 (tCYC= 4.08μs)	μs
Analog input voltage range	VAIN	AN0 - AN7		4.5 to 6.0	VSS		VDD	V
Analog port	IAINH		VAIN=VDD	4.5 to 6.0			1	μΑ
input current	IAINL		VAIN=VSS	4.5 to 6.0	-1			

(Note 2) Absolute precision excepts quantizing error ($\pm 1/2$ LSB).

(Note 3) The conversion time means the time from executing the AD conversion instruction to setting the complete digital conversion value to the register.

7. Current Dissipation Characteristics at Ta=-30°C to +70°C, VSS=VSS1=VSS2=VSS3=0V

Parameter	Symbol	Pins	Conditions	_	Ratings			unit
	Symbol	1 1115	VDD[V]		min.	typ.	max.	uiiit
Current dissipation during basic operation (Note 4)	IDDOP(1)	VDD1= VDD2= VDD3	•FmCF=6MHz Ceramic resonator oscillation •FsXtal=32.768kHz crystal oscillation •System clock: CF oscillation •Internal RC oscillation stops •1/1 divided	4.5 to 6.0		15	30	mA
	IDDOP(2)		•FmCF=3MHz Ceramic resonator oscillation •FsXtal=32.768kHz crystal oscillation •System clock: CF oscillation •Internal RC oscillation stops •1/2 divided	4.5 to 6.0		6	15	
	IDDOP(3)		•FmCF=0Hz (when oscillation stops) •FsXtal=32.768kHz crystal oscillation •System clock: RC oscillation •1/2 divided	4.5 to 6.0		4	13	
	IDDOP(4)		•FmCF=0Hz (when oscillation stops) •FsXtal=32.768kHz crystal oscillation •System clock: crystal oscillation •Internal RC oscillation stops •1/2 divided	4.5 to 6.0		4	9	

Continue.

Parameter	Symbol Pins		Conditions		Ratings			unit
	·	VDD[V] min. typ.		max.	umt			
Current dissipation in HALT mode (Note 4)	IDDHALT(1)	VDD1= VDD2= VDD3	•HALT mode •FmCF=6MHz Ceramic resonator oscillation •FsXtal=32.768kHz crystal oscillation •System clock: CF oscillation •Internal RC oscillation stops	4.5 to 6.0		6	11	mA
	IDDHALT(2)		•HALT mode •FmCF=3MHz Ceramic resonator oscillation •FsXtal=32.768kHz crystal oscillation •System clock: CF oscillation •Internal RC oscillation stops •1/2 divided	4.5 to 6.0		2.2	9	
	IDDHALT(3)		•HALT mode FmCF=0Hz (when oscillation stops) •FsXtal=32.768kHz crystal oscillation •System clock: RC oscillation •1/2 divided	4.5 to 6.0		500	1700	μА
	IDDHALT(4) IDDHALT(5)		•HALT mode FmCF=0Hz (when oscillation stops) •FsXtal=32.768kHz crystal oscillation •System clock: crystal oscillation •Internal RC oscillation stops •1/2 divided	4.5 to 6.0		25	100	
Current dissipation in HOLD mode (Note 4)	IDDHOLD(1)	VDD1= VDD2= VDD3	HOLD mode	4.5 to 6.0		0.05	30	

(Note 4) The currents of the output transistors and the pull-up MOS transistors are ignored.

Table 1. Ceramic resonator oscillation guaranteed constant (main clock)

Oscillation type	Maker	Oscillator	C1	C2
6MHz ceramic resonator oscillation				
3MHz ceramic resonator				
oscillation				

^{*} Both C1 and C2 must use K rank (±10%) and SL characteristics.

Table 2. Crystal oscillation recommended constant (sub clock)

Oscillation type	Maker	Oscillator	C3	C4	Rd
32.768kHz crystal oscillation					

- (Notes) Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.
 - If you use other oscillators herein, we provide no guarantee for the characteristics.




Figure 1 Ceramic oscillation circuit




Figure 2 Crystal oscillation circuit






Figure 3 Oscillation stable time



(Note) Fix the value of CRES, RRES that is sure to reset until $200\mu s$, after Power supply has been over inferior limit of supply voltage.

Figure 4 Reset circuit






Figure 5 Serial input / output test condition




Figure 6 Pulse input timing condition


Notice for use


- The construction of the one-time programmable microcomputer with a blank built-in PROM makes it impossible for Sanyo to completely factory-test it before shipping. To probe reliability of the programmed devices, the screening procedure shown in the following figure should always be followed.
- It is not possible to perform a writing test on the blank PROM. 100% yield, therefore, cannot be guaranteed.
- Keeping the dry packing

 The environment must be held at a temperature of 30°C or less and a humidity level of 70% or less.
- After opening the packing

The preparation procedures shown in the following figure should always be followed prior to mounting the packages on the substrate. Note that the QIP package should be heat-soaked for 12 hours at 125°C immediately prior to mounting (This baking is called pre-baking). After pre-baking, a controlled environment must be maintained until soldering. The environment must be held at a temperature of 30°C or less and a humidity level of 70% or less. Please solder within 24 hours.

- a. Shipping with a blank PROM (Programming the data by yourself)
- b. Shipping with a programmed PROM (Programming the data by Sanyo)





memo:

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2000. Specifications and information herein are subject to change without notice.